Dual Buffered Multiplying 8-Bit Digital-to-Analog Converter

FEATURES

- · Very Low Total Harmonic Distortion
- Lower Glitch Energy
- Four Quadrant Multiplication
- . On-Chip Latches for Both DACs
- +10.8 V to +15.75 V Operation
- Low Power Consumption
- TTL/5V CMOS Compatible Latch-Up Free

BENEFITS

- Quiet Operation in Audio Applications
- Easy Interface to Microprocessors
- PDIP, PLCC & SOIC Packages Available

GENERAL DESCRIPTION

The MP7529A is a dual 8-bit D/A converter featuring excellent DAC to DAC matching, tracking and specifically optimized for applications requiring low total harmonic distortion. The MP7529A is manufactured using advanced thin film resistors on a double metal CMOS process. The MP7529A incorporates a unique decoding technique yielding lower glitch energy, higher speed and excellent accuracy over temperature and time.


Data is transferred to either of the two D/A Converter latches via a common 8-bit TTL/5 V CMOS compatible input port. The


control input DAC A/DAC B determines which DAC is to be loaded.

The device is specified for operation from +10.8 V to +15.75 V power supply, and is TTL-compatible over this range. Power dissipation is only 20 mW. Both DACs offer excellent four quadrant multiplication characteristics, and include separate reference inputs and feedback resistors. MPS' improved latch-up resistant design eliminates the need for external protective Schottky diodes in most applications.

Specified for operation over the commercial / industrial (-40 to +85°C) temperature range, the MP7529A is available in Plastic dual-in-line (PDIP), Plastic leaded chip carrier (PLCC) and Surface Mount (SOIC) packages.


SIMPLIFIED BLOCK AND TIMING DIAGRAM





ORDERING INFORMATION

Package Type	Temperature Range	Part No.	INL (LSB)	DNL (LSB)	Gain Error (LSB)
Plastic Dip	-40 to +85°C	MP7529AJN	±1	<u>+</u> 1	±5
Plastic Dip	-40 to +85°C	MP7529AKN	±1/2	<u>±</u> 1	±3
Plastic Dip	-40 to +85°C	MP7529ALN	±1/4	±1	±1
SOIC	-40 to +85°C	MP7529AJS	<u>±</u> 1	±1	±5
SOIC	-40 to +85°C	MP7529AKS	<u>+</u> 1/2	±1	±3
SOIC	-40 to +85°C	MP7529ALS	±1/4	±1	±1
PLCC	-40 to +85°C	MP7529AJP	<u>+</u> 1	±1	±5
PLCC	-40 to +85°C	MP7529AKP	±1/2	±1	±3



PIN OUT DEFINITIONS

l	PIN NO.	NAME	DESCRIPTION
ĺ	1	AGND	Analog Ground
1	2	I _{OUTA}	Current Output of DAC A
l	3	R _{FBA}	Internal Feedback Resistor of DAC A
I	4	VREFA	Reference Input Voltage of DAC A
I	5	DGND	Digital Ground
I	6	DAC A/ DAC B	DAC selection control
ı	7	DB7	Data Input Bit 7 (MSB)
l	8	DB6	Data Bit 6
I	9	DB5	Data Bit 5
L	10	DB4	Data Bit 4

PIN NO.	NAME	DESCRIPTION
11	DB3	Data Bit 3
12	DB2	Data Bit 2
13	DB1	Data Bit 1
14	DB0	Data Bit 0 (LSB)
15	CS	Chip Select (Active Low)
16	WR	Write Enable (Active Low)
17	V _{DD}	Power Supply
18	V _{REFB}	Reference Input Voltage of DAC B
19	R _{FBB}	Internal Feedback Resistor of DAC B
20	I _{ООТВ}	Current Output of DAC B

ELECTRICAL CHARACTERISTICS

 $(V_{DD} = +10.8 \text{ V to } +15.75, V_{REF} = +10 \text{ V unless otherwise noted})$

Parameter	Symbol	Min	25°C Typ	Max	Tmin to Min	Tmax Max	Units	Test Conditions/Comments
STATIC PERFORMANCE (1)								
Resolution (All Grades)	N	8			8		Bits	
Integral Non-Linearity (Relative Accuracy)	INL						LSB	End Point Linearity Spec.
J K L				±1 ±1/2 ±1/4		±1/2 ±1/4		
Differential Non-Linearity J K L	DNL			±1 ±1 ±1		±1 ±1 ±1	LSB	All grades monotonic over full temperature range.
Gain Error J K L	GE			±4 ±2 ±1		±5 ±3 ±1	LSB	Using Internal R _{FB}
Gain Temperature Coefficient (2)	TC _{GE}		±15			<u>+</u> 35	ppm/°C	∆Gain/∆Temperature
Power Supply Rejection Ratio	PSRR			<u>+</u> 100		<u>+</u> 200	ppm/%	$ \Delta Gain/\Delta V_{DD} $, $\Delta V_{DD} = \pm 5\%$ $V_{DD} = 10.8 \text{ V}$, $\pm 5\%$, & 15.75 V $\pm 5\%$
Output Leakage Current	I _{LKG}			±50		<u>+</u> 200	nA	
DYNAMIC PERFORMANCE (2)								
Harmonic Distortion Digital Crosstalk AC Feedthrough VREFA to IQUTA VREFB to IQUTB Channel-to-Channel Isolation VREFA to IQUTB VREFB to IQUTA Glitch Energy Current Settling Time Propagation Delay	THD Q FT FTA FTB CCI CCIBA CCIBB Egi ts tpD		-95 30 -70 -70 -77 -77 10 200 100			-65 -65	dB nVsec dB dB dB dB dB nVs ns	V_{IN} = $6V_{RMS}$ @ 1 kHz All zeros to all ones Input Change To $1/2$ LSB,R _L = 100Ω , C _{EXT} = $13pF$ From 50% of digital input to 90% of final analog output current R _L = 100Ω , C _{EXT} = $13pF$
REFERENCE INPUT (1)]	
Input Resistance Input Resistance Matching	R _{IN}	8		15 <u>+</u> 1	8	15 <u>+</u> 1	kΩ %	
DIGITAL INPUTS (3)								
Logical "1" Voltage Logical "0" Voltage Input Leakage Current Input Capacitance (2)	V _{IH} V _{IL} I _L KG	2.4		0.8 ±1	2.4	0.8 ±10	V V μΑ	
Data Control	C _{IN}			10 15		10 15	pF pF	



ELECTRICAL CHARACTERISTICS (CONT'D)

Parameter	Symbol	Min	25°C Typ	Max	Tmin to Min	Tmax Max	Units	Test Conditions/Comments
ANALOG OUTPUTS (2)								
Output Capacitance	C _{OUTA/B} C _{OUTA/B}			120 50		120 50	pF pF	DAC inputs all 1's DAC inputs all 0's
POWER SUPPLY (1)								
Supply Current	l _{DD}			1 2		1 2	mA mA	All digital inputs = 0 V, or all = 5 V All digital inputs = V_{IL} , or all = V_{IH}
TIMING SPECIFICATIONS (4)								
Chip Select to Write Set-Up Time Chip Select to Write Hold Time DAC Select to Write Set-Up Time DAC Select to Write Hold Time Data Valid to Write Set-Up Time Data Valid to Write Hold Time Write Pulse Width (5)	tcs tch tas tah tds tdh twr	60 15 60 15 60 0			80 20 80 20 80 0 80		ns ns ns ns ns ns	

NOTES:

- Full Scale Range (FSR) is 10V for unipolar mode. (1)
- Guaranteed but not production tested. (2)
- (3) Digital input levels should not go below ground or exceed the positive supply voltage, otherwise damage may occur.
- (4) See timing diagram Figure 1.
- (5) $t_{WR} = 40$ ns minimum if $t_{DH} > 15$ ns (@T = 25°C).

Specifications are subject to change without notice

ABSOLUTE MAXIMUM RATINGS (1, 2, 3) (TA = +25°C unless otherwise noted)

V _{DD} to GND	V _{RFBA} , V _{RFBB} to GND
AGND to DGND	Storage Temperature
(Functionality Guaranteed $\pm 0.5 \text{ V}$)	Lead Temperature (Soldering, 10 seconds) +300°C
Digital Input Voltage to GND GND -0.5 V to +7 V	Package Power Dissipation Rating to 75°C
I _{OUTA} , I _{OUTB} to GND GND -0.5 V to +7 V	PDIP, SOIC, PLCC 900mW
V _{REFA} , V _{REFB} to GND ±25 V	Derates above 75°C 12mW/°C

NOTES:


- Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation at or above this specification is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.
- Any input pin which can see a value outside the absolute maximum ratings should be protected by Schottky diode clamps (HP5082-2835) from input pin to the supplies. All inputs have protection diodes which will protect the device from short transients outside the supplies of less than 100mA for less than 100µs.
- GND refers to AGND and DGND.

DIGITAL INTERFACE

The digital inputs are designed to be both TTL and 5 V CMOS compatible. All logic inputs are static protected MOS gates with typical input currents of less than 10nA.

The control input DAC A/DAC B selects which DAC can accept data from the input port. Inputs CS and WR control the operating mode of the selected DAC (Table 1.). When CS and

WR are both low the selected DAC is in the write mode. The input data latches of the selected DAC are transparent and its analog output responds to activity on DB0-DB7 (Write mode). The selected DAC latch retains the data which was present on DB0-DB7 just prior to CS or WR assuming a high state. Both analog outputs remain at the values corresponding to the data in their respective latches (Hold mode).



DAC A/ WR DAC B CS DAC A DAC B L WRITE HOLD Ĺ HOLD WRITE HXX HOLD HOLD HÕLD HOLD

L = Low State H = High State X = Don't Care


NOTE:

1. Timing measured from (VIH + VIL) /2

Figure 1. Write Cycle Timing Diagram

Table 1. DAC's Mode Selection


MICROPROCESSOR INTERFACE



- *Analog circuitry has been omitted for clarity
- **A = Decoded 7529A DAC A Address
- ***A+1 = Decoded 7529A DAC B Address

Figure 2. MP7529A Dual DAC to 6800 **CPU Interface**

NOTE: 8085 instruction shid (store H & L direct) can update both DACS with data from H and L registers



- *Analog circuitry has been omitted for clarity
- **A = Decoded 7529A DAC A Address
- ***A+1 = Decoded 7529A DAC B Address


Figure 3. MP7529A Dual DAC to 8085 **CPU Interface**

M

MP7529A

Micro Power Systems

PERFORMANCE CHARACTERISTICS



Graph 1. Relative Accuracy vs. Digital Code

APPLICATION NOTES
Refer to Section 8 for Applications Information

Digital-to-Analog Converter



FEATURES

- Very Low Total Harmonic Distortion
- . Low Glitch Energy
- . Fast Settling Time
- Four Quadrant Multiplication
- . On-Chip Latches for Both DACs
- 4.5 V to 5.5 V Operation
- Low Power Consumption
- TTL/5V CMOS Compatible
- Latch-Up Free

BENEFITS

- Quiet Operation in Audio Applications
- · Easy Interface to Microprocessors
- PDIP. PLCC & SOIC Packages Available

GENERAL DESCRIPTION


The MP7529B is a dual 8-bit D/A converter featuring excellent DAC to DAC matching, tracking and specifically optimized for applications requiring low total harmonic distortion. The MP7529B is manufactured using advanced thin film resistors on a double metal CMOS process. The MP7529B incorporates a unique bit decoding technique yielding lower glitch energy, higher speed and excellent accuracy over temperature and time.


Data is transferred to either of the two D/A Converter latches via a common 8-bit TTL/5 V CMOS compatible input port. The control input DACA/DAC B determines which D/A is to be loaded.

The device operates from a 4.5 V to 5.5 V power supply, and is TTL-compatible over this range. Power dissipation is only 10 mW. Both DACs offer excellent four quadrant multiplication characteristics, and include separate reference inputs and feedback resistors. MPS' improved latch-up resistant design eliminates the need for external protective Schottky diodes in most applications.

Specified for operation over the commercial / industrial (-40 to +85°C) temperature range, the MP7529B is available in Plastic dual-in-line (PDIP), Plastic leaded chip carrier (PLCC) and Small Outline (SOIC) packages.

SIMPLIFIED BLOCK AND TIMING DIAGRAM






4



ORDERING INFORMATION

Package Type	Temperature Range	Part No.	INL (LSB)	DNL (LSB)	Gain Error (LSB)
Plastic Dip	-40 to +85°C	MP7529BJN	±1	<u>+</u> 1	±5
Plastic Dip	-40 to +85°C	MP7529BKN	±1/2	±1	±3
Plastic Dip	-40 to +85°C	MP7529BLN	±1/4	<u>±</u> 1	±1
SOIC	-40 to +85°C	MP7529BJS	<u>+</u> 1	<u>±</u> 1	<u>+</u> 5
SOIC	-40 to +85°C	MP7529BKS	±1/2	±1	±3
PLCC	-40 to +85°C	MP7529BJP	±1	±1	<u>+</u> 5
PLCC	-40 to +85°C	MP7529BKP	±1/2	±1	±3



PIN OUT DEFINITIONS

PIN NO.	NAME	DESCRIPTION
1	AGND	Analog Ground
2	I _{OUTA}	Current Output of DAC A
3	R _{FBA}	Internal Feedback Resistor of DAC A
4	V _{REFA}	Reference Input Voltage of DAC A
5	DGND	Digital Ground
6	DACA/ DACB	DAC selection control
7	DB7	Data Input Bit 7 (MSB)
8	DB6	Data Bit 6
9	DB5	Data Bit 5
10	DB4	Data Bit 4

PIN NO.	NAME	DESCRIPTION
11	DB3	Data Bit 3
12	DB2	Data Bit 2
13	DB1	Data Bit 1
14	DB0	Data Bit 0 (LSB)
15	टड	Chip Select (Active Low)
16	WR	Write Enable (Active Low)
17	V _{DD}	Power Supply
18	V _{REFB}	Reference Input Voltage of DAC B
19	R _{FBB}	Internal Feedback Resistor of DAC B
20	loutb	Current Output of DAC B



ELECTRICAL CHARACTERISTICS

(V_{DD} = 4.5 V to 5.5 V, Nominal V_{DD} = 5 V, V_{REF} = 10 V unless otherwise noted)

Parameter	Symbol	Min	25°C Typ	Max	Tmin to Min	Tmax Max	Units	Test Conditions/Comments
STATIC PERFORMANCE (1)								
Resolution (All Grades)	N	8			8		Bits	
Integral Non-Linearity (Relative Accuracy)	INL						LSB	End Point Linearity Spec.
J K L				±1 ±1/2 ±1/4		±1 ±1/2 ±1/4	:	
Differential Non-Linearity J K L	DNL			±1 ±1 ±1		±1 ±1 ±1	LSB	All grades monotonic over full temperature range.
Gain Error J K L	GE			±4 ±2 ±1		±5 ±3 ±1	LSB	Using Internal R _{FB}
Gain Temperature Coefficient (2)	TC _{GE}			±15		±15	ppm/°C	∆Gain/∆Temperature
Power Supply Rejection Ratio	PSRR			±100		<u>+</u> 200	ppm/%	$ \Delta Gain/\Delta V_{DD} $, $\Delta V_{DD} = \pm 5\%$ $V_{DD} = 4.75 \text{ V}$, $\pm 5\%$, & 5.25 V $\pm 5\%$
Output Leakage Current	ILKG			<u>±</u> 50		<u>+</u> 200	nA	
DYNAMIC PERFORMANCE (2)								
Harmonic Distortion Digital Crosstalk AC Feedthrough VREFA to IOUTA VREFB to IOUTB Channel-to-Channel Isolation VREFA to IOUTB VREFB to IOUTB	THD Q FT FTA FTB CCI CCIBA CCIAB		-95 30 -70 -70 -77			-65 -65	B r>s 명 명 명 명 명 명 명 명 명 명 명 명 명 명 명 명 명 명 명	V _{IN} = 6V _{RMS} @ 1 KHz
Glitch Energy Current Settling Time Propagation Delay	Egl ts t _{PO}		10 200 100			250 150	nVs ns ns	All zeros to all ones Input Change. To $1/2$ LSB,R _L = 100Ω , C _{EXT} = 13 pF From 50% of digital input to 90% of final analog output current R _L = 100Ω , C _{EXT} = 13 pF
REFERENCE INPUT								
Input Resistance Input Resistance Matching	R _{IN}	8		15 ±1	8	15 ±1	kΩ %	



ELECTRICAL CHARACTERISTICS (CONT'D)

Parameter	Symbol	Min	25°C Typ Max	Tmin to Tm Min M	nax lax	Units	Test Conditions/Comments
DIGITAL INPUTS (3)							
Logical "1" Voltage Logical "0" Voltage Input Leakage Current Input Capacitance (2) Data	V _{IH} V _{IL} I _{LKG} C _{IN}	2.4	0.8 ±1	±	0.8 10	V V μΑ pF	
Control	CIN		15	1	15	pF	
ANALOG OUTPUTS (2) Output Capacitance	C _{OUTA/B} C _{OUTA/B}		120 50	1	20 50	pF pF	DAC inputs all 1's DAC inputs all 0's
POWER SUPPLY Supply Current	I _{DD}		1 2		1 2	mA mA	All digital inputs ≈ 0 V or 5 V All digital inputs = V _{IL} or V _{IH}
TIMING SPECIFICATIONS (4)							
Chip Select to Write Set-Up Time Chip Select to Write Hold Time DAC Select to Write Set-Up Time DAC Select to Write Hold Time Data Valid to Write Set-Up Time Data Valid to Write Hold Time Write Pulse Width (5)	tcs tch tas tah tos toh twr	60 15 60 15 60 0		80 20 80 20 80 0 80		ns ns ns ns ns ns	

NOTES:

- Full Scale Range (FSR) is 10V for unipolar mode.
- (2)Guaranteed but not production tested.
- (3)Digital input levels should not go below GND or exceed the positive supply voltage, otherwise damage may occur.
- (4) See timing diagram.
- (5) $t_{WH} = 40$ ns minimum if $t_{DH} > 15$ ns (@T = 25°C)

Specifications are subject to change without notice

ABSOLUTE MAXIMUM RATINGS (1, 2, 3) (TA = +25°C unless otherwise noted)

V _{DD} to GND 0 to +7 V	V _{RFBA} , V _{RFBB} to GND
AGND to DGND	Storage Temperature65°C to +150°C
(Functionality Guaranteed ±0.5 V)	Lead Temperature (Soldering, 10 seconds) +300°C
Digital Input Voltage to GND GND -0.5 to V _{DD} +0.5 V	Package Power Dissipation Rating to 75°C
I _{OUTA} , I _{OUTB} to GND GND ~0.5 to V _{DD} +0.5 V	PDIP, SOIC, PLCC 900mW
V _{REFA} , V _{REFB} to GND	Derates above 75°C 12mW/°C


NOTES:

- Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation at or above this specification is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.
- Any input pin which can see a value outside the absolute maximum ratings should be protected by Schottky diode clamps (HP5082-2835) from input pin to the supplies. All inputs have protection diodes which will protect the device from short transients outside the supplies of less than 100mA for less than 100µs.
- GND refers to AGND and DGND. (3)

DIGITAL INTERFACE

The digital inputs are designed to be both TTL and 5 V CMOS compatible. All logic inputs are static protected MOS gates with typical input currents of less than 10nA.

The control input DAC A/DAC B selects which DAC can accept data from the input port. Inputs CS and WR control the operating mode of the selected DAC (Table 1.). When CS and WR are both low the selected DAC is in the write mode. The input data latches of the selected DAC are transparent and its analog output responds to activity on DB0-DB7 (Write mode). The selected DAC latch retains the data which was present on DB0-DB7 just prior to CS or WR assuming a high state. Both analog outputs remain at the values corresponding to the data in their respective latches (Hold mode).



DAC A/ DAC B	cs	WR	DAC A	DAC B
L X X	LLIX	T T	WRITE HOLD HOLD HOLD	HOLD WRITE HOLD HOLD

L = Low State H = High State X = Don't Care


NOTE:

1. Timing measured from (V_{IH} + V_{IL}) /2

Figure 1. Write Cycle Timing Diagram


Table 1. DAC's Mode Selection

MICROPROCESSOR INTERFACE



- *Analog circuitry has been omitted for clarity
- **A = Decoded 7529B DAC A Address
- ***A + 1 = Decoded 752B9 DAC B Address

Figure 2. MP7529B Dual DAC to 6800 **CPU Interface**



- *Analog circuitry has been omitted for clarity
- **A = Decoded 7529B DAC A Address
- ***A + 1 = Decoded 7529B DAC B Address

Figure 3. MP7529B Dual DAC to 8085 **CPU Interface**


APPLICATION NOTES Refer to Applications Section for Additional Information

FIE D

MP7529B



PERFORMANCE CHARACTERISTICS



Graph 1. Relative Accuracy vs. Digital Code

APPLICATION NOTES Refer to Section 8 for Applications Information