

## 74107, LS107 Flip-Flops

Dual J-K Flip-Flop  
Product Specification

### Logic Products

#### DESCRIPTION

The '107 is a dual flip-flop with individual J, K, Clock and direct Reset inputs. The 74107 is a positive pulse-triggered flip-flop. JK information is loaded into the master while the Clock is HIGH and transferred to the slave on the HIGH-to-LOW Clock transition. For these devices the J and K inputs should be stable while the Clock is HIGH for conventional operation.

The 74LS107 is a negative edge-triggered flip-flop. The J and K inputs must be stable one set-up time prior to the HIGH-to-LOW Clock transition for predictable operation.

The Reset ( $\bar{R}_D$ ) is an asynchronous active LOW input. When LOW, it overrides the Clock and Data inputs, forcing the Q output LOW and the  $\bar{Q}$  output HIGH.

TYPE	TYPICAL $f_{MAX}$	TYPICAL SUPPLY CURRENT (TOTAL)
74107	20MHz	20mA
74LS107	45MHz	4mA

#### ORDERING CODE

PACKAGES	COMMERCIAL RANGE $V_{CC} = 5V \pm 5\%$ ; $T_A = 0^\circ C$ to $+70^\circ C$
Plastic DIP	N74107N, N74LS107N
Plastic SO	N74LS107D

#### NOTE:

For information regarding devices processed to Military Specifications, see the Signetics Military Products Manual.


#### INPUT AND OUTPUT LOADING AND FAN-OUT TABLE

PINS	DESCRIPTION	74	74LS
$\bar{C}P$	Clock input	2ul	4LSul
$\bar{R}_D$	Reset input	2ul	3LSul
J, K	Data inputs	1ul	1LSul
Q, $\bar{Q}$	Outputs	10ul	10LSul


#### NOTE:

Where a 74 unit load (ul) is understood to be  $40\mu A$   $I_{IH}$  and  $-1.6mA$   $I_{IL}$ , and a 74LS unit load (LSul) is  $20\mu A$   $I_{IH}$  and  $-0.4mA$   $I_{IL}$ .


#### PIN CONFIGURATION



#### LOGIC SYMBOL




#### LOGIC SYMBOL (IEEE/IEC)



# Flip-Flops

# 74107, LS107

## LOGIC DIAGRAM



## FUNCTION TABLE

OPERATING MODE	INPUTS				OUTPUTS	
	$\bar{R}_D$	$\overline{CP}^{(2)}$	J	K	Q	$\bar{Q}$
Asynchronous Reset (Clear)	L	X	X	X	L	H
Toggle	H	$\updownarrow$	h	h	q	q
Load "0" (Reset)	H	$\updownarrow$	l	h	L	H
Load "1" (Set)	H	$\updownarrow$	h	l	H	L
Hold "no change"	H	$\updownarrow$	l	l	q	q

- H = HIGH voltage level steady state.
- h = HIGH voltage level one set-up time prior to the HIGH-to-LOW Clock transition.<sup>(2)</sup>
- L = LOW voltage level steady state.
- l = LOW voltage level one setup time prior to the HIGH-to-LOW clock transition.<sup>(2)</sup>
- q = Lower case letters indicate the state of the referenced output prior to the HIGH-to-LOW Clock transition.
- X = Don't care.
- $\updownarrow$  = Positive Clock pulse.

### NOTES:

1. The J and K inputs of the 74107 must be stable while the Clock is HIGH for conventional operation.
2. The 74LS107 is edge-triggered. Data must be stable one set-up time prior to the negative edge of the Clock for predictable operation.

## ABSOLUTE MAXIMUM RATINGS (Over operating free-air temperature range unless otherwise noted.)

PARAMETER	74	74LS	UNIT
V <sub>CC</sub> Supply voltage	7.0	7.0	V
V <sub>IN</sub> Input voltage	-0.5 to +5.5	-0.5 to +7.0	V
I <sub>IN</sub> Input current	-30 to +5	-30 to +1	mA
V <sub>OUT</sub> Voltage applied to output in HIGH output state	-0.5 to +V <sub>CC</sub>	-0.5 to +V <sub>CC</sub>	V
T <sub>A</sub> Operating free-air temperature range	0 to 70		°C

## RECOMMENDED OPERATING CONDITIONS

PARAMETER	74			74LS			UNIT
	Min	Nom	Max	Min	Nom	Max	
V <sub>CC</sub> Supply voltage	4.75	5.0	5.25	4.75	5.0	5.25	V
V <sub>IH</sub> HIGH-level input voltage	2.0			2.0			V
V <sub>IL</sub> LOW-level input voltage			+0.8			+0.8	V
I <sub>IK</sub> Input clamp current			-12			-18	mA
I <sub>OH</sub> HIGH-level output current			-400			-400	μA
I <sub>OL</sub> LOW-level output current			16			8	mA
T <sub>A</sub> Operating free-air temperature	0		70	0		70	°C

## Flip-Flops

## 74107, LS107

**DC ELECTRICAL CHARACTERISTICS** (Over recommended operating free-air temperature range unless otherwise noted.)

PARAMETER	TEST CONDITIONS <sup>1</sup>	74107			74LS107			UNIT
		Min	Typ <sup>2</sup>	Max	Min	Typ <sup>2</sup>	Max	
V <sub>OH</sub> HIGH-level output voltage	V <sub>CC</sub> = MIN, V <sub>IH</sub> = MIN, V <sub>IL</sub> = MAX, I <sub>OH</sub> = MAX	2.4	3.4		2.7	3.4		V
V <sub>OL</sub> LOW-level output voltage	V <sub>CC</sub> = MIN, V <sub>IH</sub> = MIN, V <sub>IL</sub> = MAX	I <sub>OL</sub> = MAX		0.2	0.4	0.35	0.5	V
		I <sub>OL</sub> = 4mA (74LS)				0.25	0.4	V
V <sub>IK</sub> Input clamp voltage	V <sub>CC</sub> = MIN, I <sub>I</sub> = I <sub>IK</sub>			-1.5			-1.5	V
I <sub>I</sub> Input current at maximum input voltage	V <sub>CC</sub> = MAX	V <sub>I</sub> = 5.5V			1.0			mA
		V <sub>I</sub> = 7.0V	J, K Inputs				0.1	mA
			$\overline{R}_D$ Inputs			0.3	mA	
I <sub>IH</sub> HIGH-level input current	V <sub>CC</sub> = MAX	V <sub>I</sub> = 2.4V	J, K Inputs		40			$\mu$ A
			$\overline{R}_D$ Inputs		80			$\mu$ A
			$\overline{C}\overline{P}$ Inputs		80			$\mu$ A
		V <sub>I</sub> = 2.7V	J, K Inputs				20	$\mu$ A
			$\overline{R}_D$ Inputs				60	$\mu$ A
			$\overline{C}\overline{P}$ Inputs				80	$\mu$ A
I <sub>IL</sub> LOW-level input current	V <sub>CC</sub> = MAX, V <sub>I</sub> = 0.4V	J, K Inputs		-1.6		-0.4	mA	
		$\overline{R}_D$ Inputs		-3.2		-0.8	mA	
		$\overline{C}\overline{P}$ Inputs		-3.2		-0.8	mA	
I <sub>OS</sub> Short-circuit output current <sup>3</sup>	V <sub>CC</sub> = MAX	-18		-57	-20		-100	mA
I <sub>CC</sub> Supply current <sup>4</sup> (total)	V <sub>CC</sub> = MAX			40			8	mA

**NOTES:**

- For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable type.
- All typical values are at V<sub>CC</sub> = 5V, T<sub>A</sub> = 25°C.
- I<sub>OS</sub> is tested with V<sub>OUT</sub> = +0.5V and V<sub>CC</sub> = V<sub>CC</sub> MAX + 0.5V. Not more than one output should be shorted at a time and duration of the short circuit should not exceed one second.
- With the Clock input grounded and all outputs open, I<sub>CC</sub> is measured with the Q and  $\overline{Q}$  outputs HIGH in turn.

**AC ELECTRICAL CHARACTERISTICS** T<sub>A</sub> = 25°C, V<sub>CC</sub> = 5.0V

PARAMETER	TEST CONDITIONS	74		74LS		UNIT
		C <sub>L</sub> = 15pF, R <sub>L</sub> = 400 $\Omega$		C <sub>L</sub> = 15pF, R <sub>L</sub> = 2k $\Omega$		
		Min	Max	Min	Max	
f <sub>MAX</sub> Maximum clock frequency	Waveform 3	15		30		MHz
t <sub>PLH</sub> Propagation delay t <sub>PHL</sub> Clock to output	Waveform 1, 'LS107 Waveform 3, '107		25 40		20 30	ns
t <sub>PLH</sub> Propagation delay t <sub>PHL</sub> Reset to output	Waveform 2		25 40		20 30	ns

**NOTE:**

Per industry convention, f<sub>MAX</sub> is the worst case value of the maximum device operating frequency with no constraints on t<sub>r</sub>, t<sub>f</sub>, pulse width or duty cycle.




# Flip-Flops

# 74107, LS107

## AC SET-UP REQUIREMENTS $T_A = 25^\circ\text{C}$ , $V_{CC} = 5.0\text{V}$

PARAMETER	TEST CONDITIONS	74		74LS		UNIT
		Min	Max	Min	Max	
$t_{W(H)}$ Clock pulse width (HIGH)	Waveform 1	20		20		ns
$t_{W(L)}$ Clock pulse width (LOW)	Waveform 1	47		13		ns
$t_{W(L)}$ Reset pulse width (LOW)	Waveform 2	25		25		ns
$t_s$ Setup time J or K to clock <sup>(b)</sup>	Waveform 1	0		20		ns
$t_h$ Hold time J or K to clock	Waveform 1	0		0		ns



## AC WAVEFORMS



# Flip-Flops

# 74107, LS107

## TEST CIRCUITS AND WAVEFORMS



$V_M = 1.3V$  for 74LS;  $V_M = 1.5V$  for all other TTL families.

### Test Circuit For 74 Totem-Pole Outputs

#### DEFINITIONS

$R_L$  = Load resistor to  $V_{CC}$ ; see AC CHARACTERISTICS for value.

$C_L$  = Load capacitance includes jig and probe capacitance; see AC CHARACTERISTICS for value.

$R_T$  = Termination resistance should be equal to  $Z_{OUT}$  of Pulse Generators.

D = Diodes are 1N916, 1N3064, or equivalent.

$t_{TLH}$ ,  $t_{TLL}$  Values should be less than or equal to the table entries.

### Input Pulse Definition

FAMILY	INPUT PULSE REQUIREMENTS				
	Amplitude	Rep. Rate	Pulse Width	$t_{TLH}$	$t_{TLL}$
74	3.0V	1MHz	500ns	7ns	7ns
74LS	3.0V	1MHz	500ns	15ns	6ns
74S	3.0V	1MHz	500ns	2.5ns	2.5ns