DM54S113/DM74S113 Dual Negative-Edge-Triggered Master-Slave J-K Flip-Flops with Preset and Complementary Outputs


General Description

This device contains two independent negative-edge-triggered J-K flip-flops with complementary outputs. The J and K data is processed by the flip-flops on the falling edge of the clock pulse. The clock triggering occurs at a voltage level and is not directly related to the transition time of the

negative going edge of the clock pulse. Data on the J and K inputs may be changed while the clock is high or low without affecting the outputs as long as setup and hold times are not violated. A low logic level on the preset input will set the outputs regardless of the logic levels of the other inputs.

TL/F/6460-1

Connection Diagram



Order Number DM54S113J or DM74S113N See NS Package Number J14A or N14A

Function Table

Inputs				Outputs		
PR CLK		J	K	Q	Q	
L	Х	X	Х	Н	L	
Н	↓	L	L	Qo	\overline{Q}_0	
Н	↓ ↓	Н	L	Н	Ĺ	
Н	↓	L	н	L	Н	
Н	↓	Н	н	Toggle		
Н	н	X	x	Q ₀	\overline{Q}_0	

H = High Logic Level

X = Either Low or High Logic Level

L = Low Logic Level

Negative going edge of pulse.

Q₀ = The output logic level of Q before the indicated input conditions were established.

Toggle = Each output changes to the complement of its previous level on each falling edge of the clock pulse.

Absolute Maximum Ratings (Note)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage 7V Input Voltage 5.5V

Operating Free Air Temperature Range

Storage Temperature Range -65°C to +150°C

Note: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Recommended Operating Conditions (See Section 1 for Test Waveforms and Output Load)

Symbol	Parameter		DM54S113			DM74S113			Units
			Min	Nom	Max	Min	Nom	Max	Unte
V _{CC}	Supply Voltage	1	4.5	5	5.5	4.75	5	5.25	٧
VIH	High Level Inpu	ut Voltage	2			2			٧
V _{IL}	Low Level Input Voltage				0.8			0.8	٧
ЮН	High Level Out	put Current			-1			-1	mA
loL	Low Level Outp	out Current			20			20	mA
fCLK	Clock Frequen	cy (Note 2)	0	125	80	0	125	80	MHz
fclk	Clock Frequen	cy (Note 3)	0	80	60	0	80	60	MHz
tw	Pulse Width (Note 2)	Clock High	6			6			
		Clock Low	6.5			6.5			ns
		Preset Low	8			8		I	
tw	Pulse Width (Note 3)	Clock High	8			8			ns
		Clock Low	8			8			
		Preset Low	10			10			
tsu	Setup Time (Notes 1 & 4)		7↓			7↓			ns
t _H	Input Hold Time (Notes 1 & 4)		01			01			ns
TA	Free Air Operating Temperature		-55		125	0		70	°C

Note 1: The symbol (\downarrow) indicates the falling edge at the clock pulse is used for reference.

Note 2: $C_L = 15 \text{ pF}$, $R_L = 280\Omega$, $T_A = 25^{\circ}\text{C}$ and $V_{CC} = 5\text{V}$.

Note 3: $C_L = 50 \text{ pF}$, $R_L = 280\Omega$, $T_A = 25^{\circ}\text{C}$ and $V_{CC} = 5\text{V}$.

Note 4: $T_A = 25^{\circ}C$ and $V_{CC} = 5V$.

Electrical Characteristics over recommended operating free air temperature (unless otherwise noted)

Symbol	Parameter	Conditions $V_{CC} = Min, I_1 = -18 \text{ mA}$		Min	Typ (Note 1)	Max	Units
Vį	Input Clamp Voltage					-1.2	v
V _{OH} High Level Output	· ·	$V_{CC} = Min, I_{OH} = Max$ $V_{IL} = Max, V_{IH} = Min$	DM54	2.5	3.4		٧
	Voltage		DM74	2.7	3.4	-	
V _{OL}	Low Level Output Voltage	$V_{CC} = Min, I_{OL} = Max$ $V_{IH} = Min, V_{IL} = Max$				0.5	٧
1	Input Current @ Max Input Voltage	$V_{CC} = Max, V_I = 5.5V$				1	mA
I _{IH} High Level Input Current	_	V _{CC} = Max	J, K			50	
	V _I = 2.7V	Preset			100	μΑ	
			Clock			100	
I _{IL} Low Level Input Current	•	V _{CC} = Max	J, K			-1.6	
	V _I = 0.5V	Preset			-7	mA	
			Clock			-4	
los Short Circuit Output Current		1 100 11121	DM54	-40		-100	mA
	Output Current		DM74	-40		-100	
cc	Supply Current	V _{CC} = Max, (Note 3)			30	50	mA

Note 1: All typicals are at $V_{CC} = 5V$, $T_A = 25$ °C.

Note 2: Not more than one output should be shorted at a time, and the duration should not exceed one second.

Note 3: With all outputs open, Icc is measured with the Q and Q outputs high in turn. At the time of measurement, the clock input is grounded.

$\textbf{Switching Characteristics} \text{ at V}_{CC} = 5 \text{V and T}_{A} = 25 ^{\circ}\text{C (See Section 1 for Test Waveforms and Output Load)}$

Symbol	Parameter	From (Input) To (Output)					
			C _L = 15 pF		C _L = 50 pF		Units
			Min	Max	Min	Max	İ
f _{MAX}	Maximum Clock Frequency		80		60		MHz
^t PLH	Propagation Delay Time Low to High Level Output	Preset to Q		7	· · · · · · · · · · · · · · · · · · ·	9	ns
t _{PHL}	Propagation Delay Time High to Low Level Output	Preset to Q		7		12	ns
^t PLH	Propagation Delay Time Low to High Level Output	Clock to Q or Q		7		9	ns
^t PHL	Propagation Delay Time High to Low Level Output	Clock to Q or Q		7		12	ns