



SRAM
5.0V SRAM

512K x 8 SRAM

5.0V OPERATION WITH OUTPUT
ENABLE, REVOLUTIONARY AND
EVOLUTIONARY PINOUT

AVAILABLE AS MILITARY
SPECIFICATION

- MIL STD-883

FEATURES

- High speed. 20, 25 and 35ns
High-performance, low-power, CMOS double-metal
.5um process
Multiple center power and ground pins for improved
noise immunity on the 36 pin revolutionary version
Single +5V +/-10% power supply
Easy memory expansion with CE and OE
options
All inputs and outputs are TTL-compatible
Fast OE access time 6, 8, 10, 12 and 15ns
Ease of upgradability from 1 meg using the 32 pin
evolutionary version

OPTIONS

- Timing
20ns access
25ns access
35ns access

MARKING

- 20 (planned)
-25
-35

Packages

- Ceramic Dip (600 mil) CW
Ceramic Flatpack F
Ceramic LCC EC
Ceramic SOJ DCJ
2V data retention/low power L

Part Number Examples

- AS5C512K8X-XX/883C is the revolutionary
36 pin device
AS5C4008X-XX/883C is the evolutionary
32 pin device

NOTE: Not all combinations of operating temperature, speed, data retention
and low power are necessarily available. Please contact the factory for availabil-
ity of specific part number combinations

GENERAL DESCRIPTION


The AS5C512K8 and AS5C4008 are organized as
524,288 x 8 SRAM's using a four-transistor memory cell
with a high-speed, low-power CMOS process. ASI 4 Meg
SRAMs are fabricated using double-layer metal, triple-
layer polysilicon technology

The revolutionary 36 pin version of this device offers
multiple center power and ground pins for improved


PIN ASSIGNMENT (Top View)

AS5C512K8
36-Pin LCC/SOJ/FP
Revolutionary Pinout

AS5C4008
32-Pin LCC/DIP
Evolutionary Pinout



32-Pin SOJ/FP
Evolutionary Pinout



performance while the evolutionary 32 pin version allows
for easy upgrades from the 1 meg SRAM


This device offers multiple center power and ground pins
for improved performance. For flexibility in high-speed
memory applications, ASI offers chip enable (CE) and
output enable (OE) capabilities. These enhancements can
place the outputs in High-Z for additional flexibility in
system design

Writing to these devices is accomplished when write
enable (WE) and CE inputs are both LOW. Reading is
accomplished when WE remains HIGH and CE and OE go
LOW. The device offers a reduced power standby mode
when disabled. This allows system designers to meet low
standby power requirements

All devices operate from a single +5V power supply and
all inputs and outputs are fully TTL-compatible



FUNCTIONAL BLOCK DIAGRAM



TRUTH TABLE

MODE	OE	CE	WE	DQ	POWER
STANDBY	X	H	X	HIGH-Z	STANDBY
READ	L	L	H	Q	ACTIVE
NOT SELECTED	H	L	H	HIGH-Z	ACTIVE
WRITE	X	L	L	D	ACTIVE



ABSOLUTE MAXIMUM RATINGS*

Voltage on Vcc Supply Relative to Vss... -5V to +7V
 Storage Temperature -55°C to +150°C
 Short Circuit Output Current (per I/O) 20mA
 Voltage on Any Pin Relative to Vss... -5V to Vcc+5V
 Junction Temperature** +150°C

*Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device.

This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

**Maximum junction temperature depends upon package type, cycle time, loading, ambient temperature and airflow. See the Application Information section at the end of this data sheet for more information

ELECTRICAL CHARACTERISTICS AND RECOMMENDED DC OPERATING CONDITIONS

(-55°C ≤ T_A ≤ 125°C; Vcc = 5V ±10%)

DESCRIPTION	CONDITIONS	SYMBOL	MIN	MAX	UNITS	NOTES
Input High (Logic 1) Voltage		V _{IH}	2.2	V _{CC} +1	V	1
Input Low (Logic 0) Voltage		V _{IL}	-0.5	0.8	V	1, 2
Input Leakage Current	0V ≤ V _{IN} ≤ V _{CC}	I _{LI}	-5	5	μA	
Output Leakage Current	Output(s) disabled 0V ≤ V _{OUT} ≤ V _{CC}	I _{LO}	-5	5	μA	
Output High Voltage	I _{OH} = -4.0mA	V _{OH}	2.4		V	1
Output Low Voltage	I _{OL} = 8.0mA	V _{OL}		0.4	V	1
Supply Voltage		V _{CC}	4.5	5.5	V	1

DESCRIPTION	CONDITIONS	SYMBOL	MAX			UNITS	NOTES
			-20	-25	-35		
Power Supply Current: Operating	CE ≤ V _{IL} ; V _{CC} = MAX f = MAX = 1/RC outputs open	I _{CC}	200	180	160	mA	3
Power Supply Current: Standby	CE ≥ V _{IH} ; V _{CC} = MAX f = MAX = 1/RC outputs open	I _{SBT1}	60	50	40	mA	
	CE ≥ V _{CC} - 0.2V; V _{CC} = MAX V _{IN} ≤ V _{SS} + 0.2V or V _{IN} ≥ V _{CC} - 0.2V; f = 0	I _{SBC}	20	20	20	mA	
	L version only		15	15	15		

CAPACITANCE

DESCRIPTION	CONDITIONS	SYMBOL	MAX	UNITS	NOTES
Input Capacitance	T _A = 25°C; f = 1 MHz V _{CC} = 5V	C _i	8	pF	4
Output Capacitance		C _o	10	pF	4



ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS

(Notes 5) (-55°C ≤ T_A ≤ 125°C; V_{CC} = 5V ±10%)

DESCRIPTION	SYM	-20		-25		-35		UNITS	NOTES
		MIN	MAX	MIN	MAX	MIN	MAX		
READ Cycle									
READ cycle time	t _{RC}	20		25		35		ns	
Address access time	t _{AA}		20		25		35	ns	
Chip Enable access time	t _{ACE}		20		25		35	ns	
Output hold from address change	t _{OH}	2		2		2		ns	
Chip Enable to output in Low-Z	t _{LZOE}	3		3		3		ns	7
Chip disable to output in High-Z	t _{HZCE}		9		10		12	ns	6, 7
Chip Enable to power-up time	t _{PU}	0		0		0		ns	4
Chip disable to power-down time	t _{PD}		20		25		35	ns	4
Output Enable access time	t _{AOE}		8		10		12	ns	
Output Enable to output in Low-Z	t _{LZOE}	0		0		0		ns	
Output disable to output in High-Z	t _{HZOE}		9		10		12	ns	6
WRITE Cycle									
WRITE cycle time	t _{WC}	20		25		35		ns	
Chip Enable to end of write	t _{CW}	15		17		20		ns	
Address valid to end of write	t _{AW}	15		17		20		ns	
Address setup time	t _{AS}	0		0		0		ns	
Address hold from end of write	t _{AH}	2		2		2		ns	
WRITE pulse width	t _{WP1}	15		17		20		ns	
WRITE pulse width	t _{WP2}	15		17		20		ns	
Data setup time	t _{DS}	10		12		15		ns	
Data hold time	t _{DH}	0		0		0		ns	
Write disable to output in Low-Z	t _{LZWE}	3		3		3		ns	7
Write Enable to output in High-Z	t _{HZWE}		10		12		15	ns	6, 7



AC TEST CONDITIONS

Input pulse levels	Vss to 3.0V
Input rise and fall times	3ns
Input timing reference levels	1.5V
Output reference levels	1.5V
Output load	See Figures 1 and 2




Fig. 1 OUTPUT LOAD EQUIVALENT




Fig. 2 OUTPUT LOAD EQUIVALENT

NOTES


- All voltages referenced to Vss (GND).
- 3V for pulse width < ¹RC/2
- I_{CC} is dependent on output loading and cycle rates.
- This parameter is guaranteed but not tested
- Test conditions as specified with the output loading as shown in Fig. 1 unless otherwise noted.
- ¹HZCE, ¹HZOE and ¹HZWE are specified with CL = 5pF as in Fig. 2. Transition is measured ±200mV from steady state voltage.
- At any given temperature and voltage condition, ¹HZCE is less than ¹LZCE, and ¹HZWE is less than ¹LZWE.
- ¹WE is HIGH for READ cycle
- Device is continuously selected. Chip enables and output enables are held in their active state.
- Address valid prior to, or coincident with, latest occurring chip enable.
- ¹RC = Read Cycle Time.
- Chip enable and write enable can initiate and terminate a WRITE cycle.
- Output enable (\overline{OE}) is inactive (HIGH).
- Output enable (\overline{OE}) is active (LOW).
- ASI does not warrant functionality nor reliability of any product in which the junction temperature exceeds 150°C. Care should be taken to limit power to acceptable levels.

DATA RETENTION ELECTRICAL CHARACTERISTICS (L version only)


DESCRIPTION	CONDITIONS		SYMBOL	MIN	MAX	UNITS	NOTES
V _{CC} for Retention Data			V _{DR}	2		V	
Data Retention Current L version	$\overline{CE} \geq (V_{CC} - 0.2V)$ $V_{IN} \geq (V_{CC} - 0.2V)$ or $\leq 0.2V$	V _{CC} = 2V	I _{CCDR}		5	mA	
		V _{CC} = 3V	I _{CCDR}		7	mA	
Chip Deselect to Data Retention Time			¹ C _{DR}	0		ns	4
Operation Recovery Time			¹ R	¹ RC		ns	4, 11




LOW V_{CC} DATA RETENTION WAVEFORM



READ CYCLE NO. 1 8, 9




READ CYCLE NO. 2 7, 8, 10




DON'T CARE
 UNDEFINED



WRITE CYCLE NO. 1¹²
(Chip Enable Controlled)



WRITE CYCLE NO. 2^{12, 13}
(Write Enable Controlled)



 DON'T CARE
 UNDEFINED



WRITE CYCLE NO. 3 7, 12, 14
(Write Enable Controlled)

