

SRAM 5.0V SRAM

AVAILABLE AS MILITARY SPECIFICATION

MIL STD-883

FEATURES

- High speed. 20, 25 and 35ns
- High-performance, low-power, CMOS double-metal .5mm process
- Multiple center power and ground pins for improved noise immunity on the 36 pin revolutionary version
- Single +5V ±10% power supply
- Easy memory expansion with CE and OE options
- · All inputs and outputs are TTL-compatible
- Fast OE access time 6, 8, 10, 12 and 15ns
- Ease of upgradability from 1 meg using the 32 pin evolutionary version

OPTIONS	MARKING
Timing	
20ns access	-20 (planned)
25ns access	-25
35ns access	-35
Packages	
Ceramic Dip (600 mil)	CW
Ceramic Flatpack	F
Ceramıc LCĈ	EC
Ceramic SOJ	DCJ
2V data retention/low power	L
Part Number Examples	
ACECETOVOV VV 1000C in the	marralisti anami

A55C512K8X-XX/883C is the revolutionary 36 pin device A55C4008X-XX/883C is the evolutionary 32 pin device

NOTE. Not all combinations of operating temperature, speed, data retention and low power are necessarily available. Please contact the factory for availabil-

GENERAL DESCRIPTION


ity of specific part number combinations

The AS5C512K8 and AS5C4008 are organized as 524,288 x 8 SRAM's using a four-transistor memory cell with a high-speed, low-power CMOS process ASI 4 Meg SRAMs are fabricated using double-layer metal, triple-layer polysilicon technology

The revolutionary 36 pin version of this device offers multiple center power and ground pins for improved

512K x 8 SRAM

5.V OPERATION WITH OUTPUT ENABLE, REVOLUTIONARY AND EVOLUTIONARY PINOUT



performance while the evolutionary 32 pin version allows for easy upgrades from the 1 meg SRAM


This device offers multiple center power and ground pins for improved performance. For flexibility in high-speed memory applications, ASI offers chip enable ($\overline{\text{CE}}$) and ouput enable ($\overline{\text{OE}}$) capabilities. These enhancements can place the outputs in High-Z for additional flexibility in system design

Writing to these devices is accomplished when write enable (\overline{WE}) and \overline{CE} inputs are both LOW. Reading is accomplished when \overline{WE} remains HIGH and \overline{CE} and \overline{OE} go LOW. The device offers a reduced power standby mode when disabled. This allows system designers to meet low standby power requirements

All devices operate from a single +5V power supply and all inputs and outputs are fully TTL-compatible



FUNCTIONAL BLOCK DIAGRAM



TRUTH TABLE

MODE	ŌĒ	CE	WE	DQ	POWER
STANDBY	Х	Н	Х	HIGH-Z	STANDBY
READ	L	L	Н	Q	ACTIVE
NOT SELECTED	Н	L	Н	HIGH-Z	ACTIVE
WRITE	Х	L	Ł	D	ACTIVE

ABSOLUTE MAXIMUM RATINGS*

*Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device.

This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

**Maximum junction temperature depends upon package type, cycle time, loading, ambient temperature and airflow. See the Application Information section at the end of this data sheet for more information

ELECTRICAL CHARACTERISTICS AND RECOMMENDED DC OPERATING CONDITIONS

 $(-55^{\circ}C \le T_{\Delta} \le 125^{\circ}C; Vcc = 5V \pm 10\%)$

DESCRIPTION	CONDITIONS	SYMBOL	MIN	MAX	UNITS	NOTES
Input High (Logic 1) Voltage		ViH	2.2	Vcc+1	V	1
Input Low (Logic 0) Voltage		VIL	-0.5	0.8	V	1, 2
Input Leakage Current	0V ≤ VIN ≤ VCC	ILı	-5	5	μА	
Output Leakage Current Output(s) disabled 0V ≤ Vouт ≤ Vcc		ILo	-5	5	μА	
Output High Voltage	loн = -4.0mA	Vон	2.4		V	1
Output Low Voltage	lot = 8.0mA	Vol		0.4	V	1
Supply Voltage		Vcc	4.5	5.5	V	1

				MAX			
DESCRIPTION CONDITIONS		SYMBOL	-20 -25		-35	UNITS	NOTES
Power Supply Current: Operating	CE ≤ V _{IL} ; Vcc = MAX f = MAX = 1/ tRC outputs open	lcc	200	180	160	mA	3
Power Supply Current: Standby	CE ≥ ViH; Vcc = MAX f = MAX = 1/ ¹RC outputs open	ISBT1	60	50	40	mA	
	CE ≥ Vcc -0.2V; Vcc = MAX Vin ≤ Vss +0.2V or Vin ≥ Vcc -0.2V; f = 0	Isac	20	20	20	mA	
	L version only		15	15	15		

CAPACITANCE

DESCRIPTION	CONDITIONS	SYMBOL	MAX	UNITS	NOTES
Input Capacitance	T _A = 25°C; f = 1 MHz	Cı	8	pF	4
Output Capacitance	Vcc = 5V	Co	10	pF	4

ASSC512K8 REV 2/95 Austin Semiconductor, Inc., reserves the right to change products or specifications without notice



1-99

ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS

(Notes 5) (-55°C \leq T_A \leq 125°C; Vcc = 5V \pm 10%)

		-2	n	-25		-35			
DESCRIPTION	SYM	MIN	MAX	MIN	MAX	MIN	MAX	UNITS	NOTES
READ Cycle				•					
READ cycle time	tRC	20		25		35		ns	
Address access time	†AA		20		25		35	ns	
Chip Enable access time	†ACE		20		25		35	ns	
Output hold from address change	tOH	2		2		2		ns	
Chip Enable to output in Low-Z	tLZCE	3		3		3		ns	7
Chip disable to output in High-Z	tHZCE		9		10		12	ns	6, 7
Chip Enable to power-up time	†PU	0		0		0		ns	4
Chip disable to power-down time	^t PD		20		25		35	ns	4
Output Enable access time	†AOE		8		10		12	ns	
Output Enable to output in Low-Z	†LZOE	0		0		0		ns	
Output disable to output in High-Z	tHZOE		9		10		12	ns	6
WRITE Cycle									
WRITE cycle time	tWC	20		25		35		ns	
Chip Enable to end of write	tcw	15		17		20		ns	
Address valid to end of write	^t AW	15		17		20		ns	
Address setup time	^t AS	0		0		0		ns	
Address hold from end of write	^t AH	2		2		2		ns	
WRITE pulse width	tWP1	15		17		20		ns	
WRITE pulse width	tWP2	15		17		20		ns	
Data setup time	tDS	10		12		15		ns	
Data hold time	tDH	0		0		0		ns	
Write disable to output in Low-Z	tLZWE	3		3		3		ns	7
Write Enable to output in High-Z	tHZWE		10		12		15	ns	6, 7

AC TEST CONDITIONS

Input pulse levels Vss to 3.0V	-
Input rise and fall times	
Input timing reference levels	
Output reference levels 1.5V	
Output load See Figures 1 and 2	





Fig. 1 OUTPUT LOAD **EQUIVALENT**

Fig. 2 OUTPUT LOAD **EQUIVALENT**

NOTES

- 1. All voltages referenced to Vss (GND).
- 2 -3V for pulse width < tRC/2
- Icc is dependent on output loading and cycle rates.
- 4. This parameter is guaranteed but not tested
- Test conditions as specified with the output loading as shown in Fig. 1 unless otherwise noted.
- 6. HZCE, HZOE and HZWE are specified with CL = 5pF as in Fig. 2. Transition is measured ±200mV from steady state voltage.
- 7. At any given temperature and voltage condition, tHZCE is less than tLZCE, and tHZWE is less than tLZWE.
- 8. WE is HIGH for READ cycle
- 9. Device is continuously selected Chip enables and output enables are held in their active state.


- 10 Address valid prior to, or coincident with, latest occurring chip enable.
- 11 tRC = Read Cycle Time.
- 12 Chip enable and write enable can initiate and terminate a WRITE cycle.
- 13 Output enable (OE) is inactive (HIGH).
- 14 Output enable (OE) is active (LOW).
- 15. ASI does not warrant functionality nor reliability of any product in which the junction temperature exceeds 150°C. Care should be taken to limit power to acceptable levels.

DATA RETENTION ELECTRICAL CHARACTERISTICS (L version only)


DESCRIPTION	CONDITIONS		SYMBOL	MIN	MAX	UNITS	NOTES
Vcc for Retention Data			VDR	2		V	
Data Retention Current L version	CE ≥ (Vcc -0.2V) Vin ≥ (Vcc -0.2V)	Vcc = 2V	ICCDR		5	mA	
L 46131011	or ≤ 0.2V	Vcc = 3V	ICCDR		7	mA	
Chip Deselect to Data Retention Time			[†] CDR	0		ns	4
Operation Recovery Time			^t R	^t RC		ns	4, 11




LOW Vcc DATA RETENTION WAVEFORM




READ CYCLE NO. 18,9




READ CYCLE NO. 27,8,10



WRITE CYCLE NO. 1 12 (Chip Enable Controlled)



WRITE CYCLE NO. 2 12, 13 (Write Enable Controlled)



UNDEFINED

WRITE CYCLE NO. 37, 12, 14 (Write Enable Controlled)

