



**256K x 36, 512K x 18  
Smart ZBT™ 3.3V Synchronous SRAMs  
3.3V I/O, Burst Counter  
Pipelined Outputs**

**Preliminary  
IDT71V66603  
IDT71V66803**

## Features

- ◆ 256K x 36, 512K x 18 memory configurations
- ◆ Supports high performance system speed - from 66MHz to 133MHz
- ◆ ZBT™ Feature - No dead cycles between write and read cycles
- ◆ Smart ZBT™ Feature - Eases system timing requirements and reduces the likelihood of bus contention
- ◆ With Smart ZBT™ the output turn-on (tCLZ) is adaptable to the user's system and is a function of the cycle time
- ◆ Backward compatible with IDT's existing ZBT offerings
- ◆ User selectable Smart ZBT™ or Original ZBT™ mode pin ( $\bar{M}_S$ )
- ◆ Internally synchronized output buffer enable eliminates the need to control  $\bar{OE}$
- ◆ Single R/W (READ/WRITE) control pin
- ◆ Positive clock-edge triggered address, data, and control signal registers for fully pipelined applications
- ◆ 4-word burst capability (interleaved or linear)
- ◆ Individual byte write ( $BW_1$  -  $BW_4$ ) control (May tie active)
- ◆ Three chip enables for simple depth expansion
- ◆ 3.3V power supply ( $\pm 5\%$ )
- ◆ 3.3V I/O Supply ( $V_{DDQ}$ )
- ◆ Power down controlled by ZZ input
- ◆ Packaged in a JEDEC standard 100-pin plastic thin quad flatpack (TQFP) and 119 ball grid array (BGA).

## Description

The IDT71V66603/66803 are 3.3V high-speed 9,437,184-bit (9 Megabit) synchronous SRAMs. They are designed to eliminate dead bus cycles when turning the bus around between reads and writes, or writes and reads. Thus, they have been given the name ZBT™, or Zero Bus Turnaround.

Address and control signals are applied to the SRAM during one clock cycle, and two cycles later the associated data cycle occurs, be it read or write.

The IDT71V66603/66803 offer the user a Smart functionality which simplifies system timing requirements when turning the bus around between writes and reads. Traditionally, SRAMs are designed with fast turn-on times (tCLZ) in order to meet the requirements of high-speed applications. This fast turn-on may lead to bus contention at slower speeds, i.e. 133 MHz and slower, since these designs often use less aggressive ASICs/controllers with loose turn-off parameters (tCHZ). Thus at slower speeds, more margin on the RAM's tCLZ may be needed to compensate for the slow turn-off of the ASIC/controller. The IDT71V66603/66803 have the ability to provide this extra margin by allowing tCLZ to adapt to the user's system.

With the Smart ZBT™ feature, the output turn-on time (tCLZ) adapts to the user's system and is solely a function of cycle time (tcyc). Thus with Smart ZBT™, tCLZ is independent of process, voltage, and temperature variations. With this deterministic output turn-on feature, the guesswork of when the SRAM begins to drive the bus is removed, therefore easing system timing requirements. The Smart feature allows the turn-on time of the ZBT™ SRAM output drivers (tCLZ) to adapt to match the requirements of the system.

## Pin Description Summary

A0-A18	Address Inputs	Input	Synchronous
$\bar{CE}_1$ , $\bar{CE}_2$ , $\bar{CE}_2$	Chip Enables	Input	Synchronous
$\bar{OE}$	Output Enable	Input	Asynchronous
R/W	Read/Write Signal	Input	Synchronous
CEN	Clock Enable	Input	Synchronous
$BW_1$ , $BW_2$ , $BW_3$ , $BW_4$	Individual Byte Write Selects	Input	Synchronous
CLK	Clock	Input	N/A
ADV/LD	Advance burst address / Load new address	Input	Synchronous
LBO	Linear / Interleaved Burst Order	Input	Static
TMS	Test Mode Select	Input	N/A
TDI	Test Data Input	Input	N/A
TCK	Test Clock	Input	N/A
TDO	Test Data Output	Output	N/A
ZZ	Sleep Mode	Input	Asynchronous
I/O <sub>0</sub> -I/O <sub>31</sub> , I/O <sub>P1</sub> -I/O <sub>P4</sub>	Data Input / Output	I/O	Synchronous
V <sub>DD</sub> , V <sub>DDQ</sub>	Core Power, I/O Power	Supply	Static
V <sub>SS</sub>	Ground	Supply	Static

ZBT and Zero Bus Turnaround are trademarks of Integrated Device Technology, Inc. and the architecture is supported by Micron Technology and Motorola, Inc.  
Smart ZBT and Smart Zero Bus Turnaround are trademarks of Integrated Device Technology, Inc. and the architecture is also supported by Micron Technology, Inc.

**APRIL 2000**

## Description (cont.)

The IDT71V66603/66803 contain data I/O, address and control signal registers. Output enable is the only asynchronous signal and can be used to disable the outputs at any given time.

A Clock Enable (CEN) pin allows operation of the IDT71V66603/66803 to be suspended as long as necessary. All synchronous inputs are ignored when CEN is high and the internal device registers will hold their previous values.

There are three chip enable pins (CE<sub>1</sub>, CE<sub>2</sub>, CE<sub>2</sub>) that allow the user to deselect the device when desired. If any one of these three is not asserted when ADV/LD is low, no new memory operation can be initiated. However, any pending data transfers (reads or writes) will be completed. The data bus will tri-state two cycles after the chip is deselected or a write is initiated.

The IDT71V66603/66803 have an on-chip burst counter. In the burst mode, the IDT71V66603/66803 can provide four cycles of data for a single address presented to the SRAM. The order of the burst sequence is defined by the LBO input pin. The LBO pin selects between linear and interleaved burst sequence. The ADV/LD signal is used to load a new external address (ADV/LD = LOW) or increment the internal burst counter (ADV/LD = HIGH).

The IDT71V66603/66803 SRAMs utilize IDT's latest high-performance CMOS process, and are packaged in a JEDEC Standard 14mm x 20mm 100-pin thin plastic quad flatpack (TQFP) as well as a 119 ball grid array (BGA).

## Pin Definitions<sup>(1)</sup>



Symbol	Pin Function	I/O	Active	Description
A <sub>0</sub> -A <sub>18</sub>	Address Inputs	I	N/A	Synchronous Address inputs. The address register is triggered by a combination of the rising edge of CLK, ADV/LD low, <u>CEN</u> low, and true chip enables.
ADV/LD	Advance / Load	I	N/A	ADV/LD is a synchronous input that is used to load the internal registers with new address and control when it is sampled low at the rising edge of clock with the chip selected. When ADV/LD is low with the chip deselected, any burst in progress is terminated. When ADV/LD is sampled high then the internal burst counter is advanced for any burst that was in progress. The external addresses are ignored when ADV/LD is sampled high.
R/W	Read / Write	I	N/A	R/W signal is a synchronous input that identifies whether the current load cycle initiated is a Read or Write access to the memory array. The data bus activity for the current cycle takes place two clock cycles later.
<u>CEN</u>	Clock Enable	I	LOW	Synchronous Clock Enable Input. When <u>CEN</u> is sampled high, all other synchronous inputs, including clock are ignored and outputs remain unchanged. The effect of <u>CEN</u> sampled high on the device outputs is as if the low to high clock transition did not occur. For normal operation, <u>CEN</u> must be sampled low at rising edge of clock.
BW <sub>i</sub> -BW <sub>4</sub>	Individual Byte Write Enables	I	LOW	Synchronous byte write enables. Each 9-bit byte has its own active low byte write enable. On load write cycles (when R/W and ADV/LD are sampled low) the appropriate byte write signal (BW <sub>i</sub> -BW <sub>4</sub> ) must be valid. The byte write signal must also be valid on each cycle of a burst write. Byte Write signals are ignored when R/W is sampled high. The appropriate byte(s) of data are written into the device two cycles later. BW <sub>i</sub> -BW <sub>4</sub> can all be tied low if always doing write to the entire 36-bit word.
<u>CE<sub>1</sub></u> , <u>CE<sub>2</sub></u>	Chip Enables	I	LOW	Synchronous active low chip enable. <u>CE<sub>1</sub></u> and <u>CE<sub>2</sub></u> are used with CE <sub>2</sub> to enable the IDT71V66603/66803 ( <u>CE<sub>1</sub></u> or <u>CE<sub>2</sub></u> sampled high or CE <sub>2</sub> sampled low) and ADV/LD low at the rising edge of clock, initiates a deselect cycle. The ZBT™ has a two cycle deselect, i.e., the data bus will tri-state two clock cycles after deselect is initiated.
CE <sub>2</sub>	Chip Enable	I	HIGH	Synchronous active high chip enable. CE <sub>2</sub> is used with <u>CE<sub>1</sub></u> and <u>CE<sub>2</sub></u> to enable the chip. CE <sub>2</sub> has inverted polarity but otherwise identical to <u>CE<sub>1</sub></u> and CE <sub>2</sub> .
CLK	Clock	I	N/A	This is the clock input to the IDT71V66603/66803. Except for <u>OE</u> , all timing references for the device are made with respect to the rising edge of CLK.
I/O <sub>0</sub> -I/O <sub>31</sub> I/O <sub>1</sub> -I/O <sub>4</sub>	Data Input/Output	I/O	N/A	Synchronous data input/output (I/O) pins. Both the data input path and data output path are registered and triggered by the rising edge of CLK.
<u>LBO</u>	Linear Burst Order	I	LOW	Burst order selection input. When <u>LBO</u> is high the Interleaved burst sequence is selected. When <u>LBO</u> is low the Linear burst sequence is selected. <u>LBO</u> is a static input and it must not change during device operation.
<u>OE</u>	Output Enable	I	LOW	Asynchronous output enable. <u>OE</u> must be low to read data from the IDT71V66603/66803. When <u>OE</u> is high the I/O pins are in a high-impedance state. <u>OE</u> does not need to be actively controlled for read and write cycles. In normal operation, <u>OE</u> can be tied low.
TMS	Test Mode Select	I	N/A	Gives input command for TAP controller; sampled on rising edge of TCK.
TDI	Test Data Input	I	N/A	Serial input of registers placed between TDI and TDO. Sampled on rising edge of TCK.
TCK	Test Clock	I	N/A	Clock input of TAP controller. Each TAP event is clocked. Test inputs are captured on rising edge of TCK, while test outputs are driven from falling edge of TCK.
TDO	Test Data Output	O	N/A	Serial output of registers placed between TDI and TDO. This output is active depending on the state of the TAP controller.
ZZ	Sleep Mode	I	HIGH	Asynchronous sleep mode input. ZZ HIGH will gate the CLK internally and power down the IDT71V66603/66803 to its lowest power consumption level. Data retention is guaranteed in Sleep Mode.
V <sub>DD</sub>	Power Supply	N/A	N/A	3.3V core power supply.
V <sub>DDO</sub>	Power Supply	N/A	N/A	3.3V I/O Supply.
V <sub>SS</sub>	Ground	N/A	N/A	Ground.

NOTE:

- All synchronous inputs must meet specified setup and hold times with respect to CLK.

5299 Rev 02

## Functional Block Diagram



## Recommended DC Operating Conditions


Symbol	Parameter	Min.	Typ.	Max.	Unit
V <sub>DD</sub>	Core Supply Voltage	3.135	3.3	3.465	V
V <sub>DDQ</sub>	I/O Supply Voltage	3.135	3.3	3.465	V
V <sub>SS</sub>	Ground	0	0	0	V
V <sub>IH</sub>	Input High Voltage - Inputs	2.0	—	V <sub>DD</sub> +0.3	V
V <sub>IH</sub>	Input High Voltage - I/O	2.0	—	V <sub>DDQ</sub> +0.3	V
V <sub>IL</sub>	Input Low Voltage	-0.3 <sup>(1)</sup>	—	0.8	V

5299 tbl 04

**NOTE:**

1. V<sub>IL</sub> (min.) = -1.0V for pulse width less than t<sub>cyc</sub>/2, once per cycle.

## Pin Configuration — 256K x 36




**Top View  
100 TQFP**

**NOTES:**

1. Pins 16 and 66 do not have to be connected directly to V<sub>DD</sub> as long as the input voltage is  $\geq V_{IH}$ .
2. Pin 84 is reserved for a future 16M.
3. Pin 14 does not have to be connected directly to V<sub>SS</sub> as long as the input voltage is  $V \leq V_{IL}$ .

## Pin Configuration — 512K x 18



**Top View  
100 TQFP**

**NOTES:**

1. Pins 16 and 66 do not have to be connected directly to Vdd as long as the input voltage is  $\geq V_{IH}$ .
2. Pin 84 is reserved for a future 16M.
3. Pin 14 does not have to be connected directly to Vss as long as the input voltage is  $\leq V_{IL}$ .

## 100 TQFP Capacitance

(TA = +25°C, f = 1.0MHz, TQFP Package)

Symbol	Parameter <sup>(1)</sup>	Conditions	Max.	Unit
C <sub>IN</sub>	Input Capacitance	V <sub>IN</sub> = 3dV	5	pF
C <sub>I/O</sub>	I/O Capacitance	V <sub>OUT</sub> = 3dV	7	pF

5299 Ibl 07

**NOTE:**

1. This parameter is guaranteed by device characterization, but not production tested.

## Absolute Maximum Ratings<sup>(1)</sup>

Symbol	Rating	Commercial	Unit
V <sub>TERM</sub> <sup>(2)</sup>	Terminal Voltage with Respect to GND	-0.5 to +4.6	V
V <sub>TERM</sub> <sup>(3,6)</sup>	Terminal Voltage with Respect to GND	-0.5 to V <sub>DD</sub>	V
V <sub>TERM</sub> <sup>(4,6)</sup>	Terminal Voltage with Respect to GND	-0.5 to V <sub>DD</sub> +0.5	V
V <sub>TERM</sub> <sup>(5,6)</sup>	Terminal Voltage with Respect to GND	-0.5 to V <sub>DDQ</sub> +0.5	V
T <sub>A</sub> <sup>(7)</sup>	Operating Temperature	0 to +70	°C
T <sub>BIAS</sub>	Temperature Under Bias	-55 to +125	°C
T <sub>STG</sub>	Storage Temperature	-55 to +125	°C
P <sub>T</sub>	Power Dissipation	2.0	W
I <sub>OUT</sub>	DC Output Current	50	mA

5299 Ibl 06

**NOTES:**

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
2. V<sub>DD</sub> terminals only.
3. V<sub>DDQ</sub> terminals only.
4. Input terminals only.
5. I/O terminals only.
6. This is a steady-state DC parameter that applies after the power supply has reached its nominal operating value. Power sequencing is not necessary; however, the voltage on any input or I/O pin cannot exceed V<sub>DD</sub> during power supply ramp up.
7. TA is the "instant on" case temperature.

## 119 BGA Capacitance

(TA = +25°C, f = 1.0MHz, TQFP Package)

Symbol	Parameter <sup>(1)</sup>	Conditions	Max.	Unit
C <sub>IN</sub>	Input Capacitance	V <sub>IN</sub> = 3dV	7	pF
C <sub>I/O</sub>	I/O Capacitance	V <sub>OUT</sub> = 3dV	7	pF

5299 Ibl 07/a

**Pin Configuration — 256K X 36, 119 BGA<sup>(1,2,3)</sup>**

	1	2	3	4	5	6	7
A	VDDQ	A6	A4	NC(2)	A8	A16	VDDQ
B	NC	CE <sup>2</sup>	A3	ADV/LD	A9	CE <sup>2</sup>	NC
C	NC	A7	A2	VDD	A12	A15	NC
D	I/O16	I/OP3	VSS	NC	VSS	I/OP2	I/O15
E	I/O17	I/O18	VSS	CE <sup>1</sup>	VSS	I/O13	I/O14
F	VDDQ	I/O19	VSS	OE	VSS	I/O12	VDDQ
G	I/O20	I/O21	BW <sup>3</sup>	A17	BW <sup>2</sup>	I/O11	I/O10
H	I/O22	I/O23	VSS	R/W	VSS	I/O9	I/O8
J	VDDQ	VDD	VDD(1)	VDD	VDD(1)	VDD	VDDQ
K	I/O24	I/O26	VSS	CLK	VSS	I/O6	I/O7
L	I/O25	I/O27	BW <sup>4</sup>	NC	BW <sup>1</sup>	I/O4	I/O5
M	VDDQ	I/O28	VSS	CEN	VSS	I/O3	VDDQ
N	I/O29	I/O30	VSS	A1	VSS	I/O2	I/O1
P	I/O31	I/OP4	VSS	A0	VSS	I/O0	I/OP1
R	NC	A5	LBO	VDD	VSS(4)	A13	NC
T	NC	NC	A10	A11	A14	NC	ZZ
U	VDDQ	TMS	TDI	TCK	TDO	DNU <sup>(3)</sup>	VDDQ

5299 drw 13a

**Top View****Pin Configuration — 512K X 18, 119 BGA<sup>(1,2,3)</sup>**

	1	2	3	4	5	6	7
A	VDDQ	A6	A4	NC(2)	A8	A16	VDDQ
B	NC	CE <sup>2</sup>	A3	ADV/LD	A9	CE <sup>2</sup>	NC
C	NC	A7	A2	VDD	A13	A17	NC
D	I/O8	NC	VSS	NC	VSS	I/O7	NC
E	NC	I/O9	VSS	CE <sup>1</sup>	VSS	NC	I/O6
F	VDDQ	NC	VSS	OE	VSS	I/O5	VDDQ
G	NC	I/O10	BW <sup>2</sup>	A18	VSS	NC	I/O4
H	I/O11	NC	VSS	R/W	VSS	I/O3	NC
J	VDDQ	VDD	VDD(1)	VDD	VDD(1)	VDD	VDDQ
K	NC	I/O12	VSS	CLK	VSS	NC	I/O2
L	I/O13	NC	VSS	NC	BW <sup>1</sup>	I/O1	NC
M	VDDQ	I/O14	VSS	CEN	VSS	NC	VDDQ
N	I/O15	NC	VSS	A1	VSS	I/O0	NC
P	NC	I/OP2	VSS	A0	VSS	NC	I/OP1
R	NC	A5	LBO	VDD	VSS(4)	A12	NC
T	NC	A10	A15	NC	A14	A11	ZZ
U	VDDQ	TMS	TDI	TCK	TDO	DNU <sup>(3)</sup>	VDDQ

5299 drw 13b

**Top View****NOTES:**

1. J3 and J5 do not have to be directly connected to VDD as long as the input voltage is  $\geq V_{IH}$ .
2. A4 is reserved for future 16M.
3. DNU = Do not use; Pin U6 is reserved for asynchronous JTAG reset  $\overline{TRST}$  on future revisions.
4. R5 does not have to be connected directly to Vss as long as the input voltage is  $\leq V_{IL}$ .

**Synchronous Truth Table<sup>(1)</sup>**

CEN	R/W	Chip <sup>(5)</sup> Enable	ADV/LD	BWx	ADDRESS USED	PREVIOUS CYCLE	CURRENT CYCLE	I/O (2 cycles later)
L	L	Select	L	Valid	External	X	LOAD WRITE	D <sup>(7)</sup>
L	H	Select	L	X	External	X	LOAD READ	Q <sup>(7)</sup>
L	X	X	H	Valid	Internal	LOAD WRITE / BURST WRITE	BURST WRITE (Advance burst counter) <sup>(2)</sup>	D <sup>(7)</sup>
L	X	X	H	X	Internal	LOAD READ / BURST READ	BURST READ (Advance burst counter) <sup>(2)</sup>	Q <sup>(7)</sup>
L	X	Deselect	L	X	X	X	DESELECT or STOP <sup>(3)</sup>	HiZ
L	X	X	H	X	X	DESELECT / NOOP	NOOP	HiZ
H	X	X	X	X	X	X	SUSPEND <sup>(4)</sup>	Previous Value

5299 Ibl 08

**NOTES:**

1. L = V<sub>IL</sub>, H = V<sub>IH</sub>, X = Don't Care.
2. When ADV/LD signal is sampled high, the internal burst counter is incremented. The R/W signal is ignored when the counter is advanced. Therefore the nature of the burst cycle (Read or Write) is determined by the status of the R/W signal when the first address is loaded at the beginning of the burst cycle.
3. Deselect cycle is initiated when either ( $\overline{CE}_1$ , or  $\overline{CE}_2$  is sampled high or CE<sub>2</sub> is sampled low) and ADV/LD is sampled low at rising edge of clock. The data bus will tri-state two cycles after deselect is initiated.
4. When  $\overline{CEN}$  is sampled high at the rising edge of clock, that clock edge is blocked from propagating through the part. The state of all the internal registers and the I/Os remains unchanged.
5. To select the chip requires  $\overline{CE}_1 = L$ ,  $\overline{CE}_2 = L$ , CE<sub>2</sub> = H on these chip enables. Chip is deselected if any one of the chip enables is false.
6. Device Outputs are ensured to be in High-Z after the first rising edge of clock upon power-up.
7. Q - Data read from the device, D - data written to the device.

**Partial Truth Table for Writes<sup>(1)</sup>**

OPERATION	R/W	BW <sub>1</sub>	BW <sub>2</sub>	BW <sub>3<sup>(3)</sup></sub>	BW <sub>4<sup>(3)</sup></sub>
READ	H	X	X	X	X
WRITE ALL BYTES	L	L	L	L	L
WRITE BYTE 1 (I/O[0:7], I/O <sub>P1</sub> ) <sup>(2)</sup>	L	L	H	H	H
WRITE BYTE 2 (I/O[8:15], I/O <sub>P2</sub> ) <sup>(2)</sup>	L	H	L	H	H
WRITE BYTE 3 (I/O[16:23], I/O <sub>P3</sub> ) <sup>(2,3)</sup>	L	H	H	L	H
WRITE BYTE 4 (I/O[24:31], I/O <sub>P4</sub> ) <sup>(2,3)</sup>	L	H	H	H	L
NO WRITE	L	H	H	H	H

5299 Ibl 09

**NOTES:**

1. L = V<sub>IL</sub>, H = V<sub>IH</sub>, X = Don't Care.
2. Multiple bytes may be selected during the same cycle.
3. N/A for X18 configuration.

**Interleaved Burst Sequence Table (LBO=V<sub>DD</sub>)**

	Sequence 1		Sequence 2		Sequence 3		Sequence 4	
	A1	A0	A1	A0	A1	A0	A1	A0
First Address	0	0	0	1	1	0	1	1
Second Address	0	1	0	0	1	1	1	0
Third Address	1	0	1	1	0	0	0	1
Fourth Address <sup>(1)</sup>	1	1	1	0	0	1	0	0

5299 tbl 10

## NOTE:

- Upon completion of the Burst sequence the counter wraps around to its initial state and continues counting.


**Linear Burst Sequence Table (LBO=V<sub>SS</sub>)**

	Sequence 1		Sequence 2		Sequence 3		Sequence 4	
	A1	A0	A1	A0	A1	A0	A1	A0
First Address	0	0	0	1	1	0	1	1
Second Address	0	1	1	0	1	1	0	0
Third Address	1	0	1	1	0	0	0	1
Fourth Address <sup>(1)</sup>	1	1	0	0	0	1	1	0

5299 tbl 11

## NOTE:

- Upon completion of the Burst sequence the counter wraps around to its initial state and continues counting.

**Functional Timing Diagram<sup>(1)</sup>**

5299 drw 03

## NOTES:

- This assumes CEN, CE<sub>1</sub>, CE<sub>2</sub>, CE<sub>3</sub> are all true.
- All Address, Control and Data\_In are only required to meet set-up and hold time with respect to the rising edge of clock. Data\_Out is valid after a clock-to-data delay from the rising edge of clock.

## Device Operation - Showing Mixed Load, Burst, Deselect and NOOP Cycles<sup>(2)</sup>

Cycle	Address	R/W	ADV/LD	$\overline{CE}^{(1)}$	$\overline{CEN}$	$\overline{BWx}$	$\overline{OE}$	I/O	Comments
n	A <sub>0</sub>	H	L	L	L	X	X	X	Load read
n+1	X	X	H	X	L	X	X	X	Burst read
n+2	A <sub>1</sub>	H	L	L	L	X	L	Q <sub>0</sub>	Load read
n+3	X	X	L	H	L	X	L	Q <sub>0+1</sub>	Deselect or STOP
n+4	X	X	H	X	L	X	L	Q <sub>1</sub>	NOOP
n+5	A <sub>2</sub>	H	L	L	L	X	X	Z	Load read
n+6	X	X	H	X	L	X	X	Z	Burst read
n+7	X	X	L	H	L	X	L	Q <sub>2</sub>	Deselect or STOP
n+8	A <sub>3</sub>	L	L	L	L	L	L	Q <sub>2+1</sub>	Load write
n+9	X	X	H	X	L	L	X	Z	Burst write
n+10	A <sub>4</sub>	L	L	L	L	L	X	D <sub>3</sub>	Load write
n+11	X	X	L	H	L	X	X	D <sub>3+1</sub>	Deselect or STOP
n+12	X	X	H	X	L	X	X	D <sub>4</sub>	NOOP
n+13	A <sub>5</sub>	L	L	L	L	L	X	Z	Load write
n+14	A <sub>6</sub>	H	L	L	L	X	X	Z	Load read
n+15	A <sub>7</sub>	L	L	L	L	L	X	D <sub>5</sub>	Load write
n+16	X	X	H	X	L	L	L	Q <sub>6</sub>	Burst write
n+17	A <sub>8</sub>	H	L	L	L	X	X	D <sub>7</sub>	Load read
n+18	X	X	H	X	L	X	X	D <sub>7+1</sub>	Burst read
n+19	A <sub>9</sub>	L	L	L	L	L	L	Q <sub>8</sub>	Load write

5299 tbl 12

**NOTES:**

1.  $\overline{CE} = L$  is defined as  $\overline{CE}_1 = L$ ,  $\overline{CE}_2 = L$  and  $CE_2 = H$ .  $\overline{CE} = H$  is defined as  $\overline{CE}_1 = H$ ,  $\overline{CE}_2 = H$  or  $CE_2 = L$ .
2. H = High; L = Low; X = Don't Care; Z = High Impedance.

## Read Operation<sup>(1)</sup>

Cycle	Address	R/W	ADV/LD	$\overline{CE}^{(2)}$	$\overline{CEN}$	$\overline{BWx}$	$\overline{OE}$	I/O	Comments
n	A <sub>0</sub>	H	L	L	L	X	X	X	Address and Control meet setup
n+1	X	X	X	X	L	X	X	X	Clock Setup Valid
n+2	X	X	X	X	X	X	L	Q <sub>0</sub>	Contents of Address A <sub>0</sub> Read Out

5299 tbl 13

**NOTES:**

1. H = High; L = Low; X = Don't Care; Z = High Impedance.
2.  $\overline{CE} = L$  is defined as  $\overline{CE}_1 = L$ ,  $\overline{CE}_2 = L$  and  $CE_2 = H$ .  $\overline{CE} = H$  is defined as  $\overline{CE}_1 = H$ ,  $\overline{CE}_2 = H$  or  $CE_2 = L$ .

**Burst Read Operation<sup>(1)</sup>**

Cycle	Address	R/W	ADV/LD	$\overline{CE}^{(2)}$	CEN	$\overline{BWx}$	$\overline{OE}$	I/O	Comments
n	A <sub>0</sub>	H	L	L	L	X	X	X	Address and Control meet setup
n+1	X	X	H	X	L	X	X	X	Clock Setup Valid, Advance Counter
n+2	X	X	H	X	L	X	L	Q <sub>0</sub>	Address A <sub>0</sub> Read Out, Inc. Count
n+3	X	X	H	X	L	X	L	Q <sub>0+1</sub>	Address A <sub>0+1</sub> Read Out, Inc. Count
n+4	X	X	H	X	L	X	L	Q <sub>0+2</sub>	Address A <sub>0+2</sub> Read Out, Inc. Count
n+5	A <sub>1</sub>	H	L	L	L	X	L	Q <sub>0+3</sub>	Address A <sub>0+3</sub> Read Out, Load A <sub>1</sub>
n+6	X	X	H	X	L	X	L	Q <sub>0</sub>	Address A <sub>0</sub> Read Out, Inc. Count
n+7	X	X	H	X	L	X	L	Q <sub>1</sub>	Address A <sub>1</sub> Read Out, Inc. Count
n+8	A <sub>2</sub>	H	L	L	L	X	L	Q <sub>1+1</sub>	Address A <sub>1+1</sub> Read Out, Load A <sub>2</sub>

5299 tbl 14

**NOTES:**

1. H = High; L = Low; X = Don't Care; Z = High Impedance.
2.  $\overline{CE}$  = L is defined as  $\overline{CE}_1$  = L,  $\overline{CE}_2$  = L and CE<sub>2</sub> = H.  $\overline{CE}$  = H is defined as  $\overline{CE}_1$  = H,  $\overline{CE}_2$  = H or CE<sub>2</sub> = L.

**Write Operation<sup>(1)</sup>**

Cycle	Address	R/W	ADV/LD	$\overline{CE}^{(2)}$	$\overline{CEN}$	$\overline{BWx}$	$\overline{OE}$	I/O	Comments
n	A <sub>0</sub>	L	L	L	L	L	X	X	Address and Control meet setup
n+1	X	X	X	X	L	X	X	X	Clock Setup Valid
n+2	X	X	X	X	L	X	X	D <sub>0</sub>	Write to Address A <sub>0</sub>

5299 tbl 15

**NOTES:**

1. H = High; L = Low; X = Don't Care; Z = High Impedance.
2.  $\overline{CE}$  = L is defined as  $\overline{CE}_1$  = L,  $\overline{CE}_2$  = L and CE<sub>2</sub> = H.  $\overline{CE}$  = H is defined as  $\overline{CE}_1$  = H,  $\overline{CE}_2$  = H or CE<sub>2</sub> = L.

**Burst Write Operation<sup>(1)</sup>**

Cycle	Address	R/W	ADV/LD	$\overline{CE}^{(2)}$	CEN	$\overline{BWx}$	$\overline{OE}$	I/O	Comments
n	A <sub>0</sub>	L	L	L	L	L	X	X	Address and Control meet setup
n+1	X	X	H	X	L	L	X	X	Clock Setup Valid, Inc. Count
n+2	X	X	H	X	L	L	X	D <sub>0</sub>	Address A <sub>0</sub> Write, Inc. Count
n+3	X	X	H	X	L	L	X	D <sub>0+1</sub>	Address A <sub>0+1</sub> Write, Inc. Count
n+4	X	X	H	X	L	L	X	D <sub>0+2</sub>	Address A <sub>0+2</sub> Write, Inc. Count
n+5	A <sub>1</sub>	L	L	L	L	L	X	D <sub>0+3</sub>	Address A <sub>0+3</sub> Write, Load A <sub>1</sub>
n+6	X	X	H	X	L	L	X	D <sub>0</sub>	Address A <sub>0</sub> Write, Inc. Count
n+7	X	X	H	X	L	L	X	D <sub>1</sub>	Address A <sub>1</sub> Write, Inc. Count
n+8	A <sub>2</sub>	L	L	L	L	L	X	D <sub>1+1</sub>	Address A <sub>1+1</sub> Write, Load A <sub>2</sub>

5299 tbl 16

**NOTES:**

1. H = High; L = Low; X = Don't Care; ? = Don't Know; Z = High Impedance.
2.  $\overline{CE}$  = L is defined as  $\overline{CE}_1$  = L,  $\overline{CE}_2$  = L and CE<sub>2</sub> = H.  $\overline{CE}$  = H is defined as  $\overline{CE}_1$  = H,  $\overline{CE}_2$  = H or CE<sub>2</sub> = L.

**Read Operation with Clock Enable Used<sup>(1)</sup>**

Cycle	Address	R/W	ADV/LD	$\overline{CE}^{(2)}$	$\overline{CEN}$	$\overline{BWx}$	$\overline{OE}$	I/O	Comments
n	A <sub>0</sub>	H	L	L	L	X	X	X	Address and Control meet setup.
n+1	X	X	X	X	H	X	X	X	Clock n+1 Ignored
n+2	A <sub>1</sub>	H	L	L	L	X	X	X	Clock Valid
n+3	X	X	X	X	H	X	L	Q <sub>0</sub>	Clock Ignored, Data Q <sub>0</sub> is on the bus.
n+4	X	X	X	X	H	X	L	Q <sub>0</sub>	Clock Ignored, Data Q <sub>0</sub> is on the bus.
n+5	A <sub>2</sub>	H	L	L	L	X	L	Q <sub>0</sub>	Address A <sub>0</sub> Read out (bus trans.)
n+6	A <sub>3</sub>	H	L	L	L	X	L	Q <sub>1</sub>	Address A <sub>1</sub> Read out (bus trans.)
n+7	A <sub>4</sub>	H	L	L	L	X	L	Q <sub>2</sub>	Address A <sub>2</sub> Read out (bus trans.)

5299 tbl 17

## NOTES:

1. H = High; L = Low; X = Don't Care; Z = High Impedance.
2.  $\overline{CE}$  = L is defined as  $\overline{CE}_1 = L$ ,  $\overline{CE}_2 = L$  and  $CE_2 = H$ .  $\overline{CE}$  = H is defined as  $\overline{CE}_1 = H$ ,  $\overline{CE}_2 = H$  or  $CE_2 = L$ .

**Write Operation with Clock Enable Used<sup>(1)</sup>**

Cycle	Address	R/W	ADV/LD	$\overline{CE}^{(2)}$	$\overline{CEN}$	$\overline{BWx}$	$\overline{OE}$	I/O	Comments
n	A <sub>0</sub>	L	L	L	L	L	X	X	Address and Control meet setup.
n+1	X	X	X	X	H	X	X	X	Clock n+1 Ignored.
n+2	A <sub>1</sub>	L	L	L	L	L	X	X	Clock Valid.
n+3	X	X	X	X	H	X	X	X	Clock Ignored.
n+4	X	X	X	X	H	X	X	X	Clock Ignored.
n+5	A <sub>2</sub>	L	L	L	L	L	X	D <sub>0</sub>	Write Data D <sub>0</sub>
n+6	A <sub>3</sub>	L	L	L	L	L	X	D <sub>1</sub>	Write Data D <sub>1</sub>
n+7	A <sub>4</sub>	L	L	L	L	L	X	D <sub>2</sub>	Write Data D <sub>2</sub>

5299 tbl 18

## NOTES:

1. H = High; L = Low; X = Don't Care; Z = High Impedance.
2.  $\overline{CE}$  = L is defined as  $\overline{CE}_1 = L$ ,  $\overline{CE}_2 = L$  and  $CE_2 = H$ .  $\overline{CE}$  = H is defined as  $\overline{CE}_1 = H$ ,  $\overline{CE}_2 = H$  or  $CE_2 = L$ .

**Read Operation with Chip Enable Used<sup>(1)</sup>**

Cycle	Address	R/W	ADV/LD	$\overline{CE}^{(2)}$	CEN	$\overline{BW}_x$	$\overline{OE}$	I/O <sup>(3)</sup>	Comments
n	X	X	L	H	L	X	X	?	Deselected.
n+1	X	X	L	H	L	X	X	?	Deselected.
n+2	A <sub>0</sub>	H	L	L	L	X	X	Z	Address and Control meet setup
n+3	X	X	L	H	L	X	X	Z	Deselected or STOP.
n+4	A <sub>1</sub>	H	L	L	L	X	L	Q <sub>0</sub>	Address A <sub>0</sub> Read out. Load A <sub>1</sub> .
n+5	X	X	L	H	L	X	X	Z	Deselected or STOP.
n+6	X	X	L	H	L	X	L	Q <sub>1</sub>	Address A <sub>1</sub> Read out. Deselected.
n+7	A <sub>2</sub>	H	L	L	L	X	X	Z	Address and control meet setup.
n+8	X	X	L	H	L	X	X	Z	Deselected or STOP.
n+9	X	X	L	H	L	X	L	Q <sub>2</sub>	Address A <sub>2</sub> Read out. Deselected.

5299 tbl 19

**NOTES:**

1. H = High; L = Low; X = Don't Care; ? = Don't Know; Z = High Impedance.
2.  $\overline{CE}$  = L is defined as  $\overline{CE}_1$  = L,  $\overline{CE}_2$  = L and CE<sub>2</sub> = H.  $\overline{CE}$  = H is defined as  $\overline{CE}_1$  = H,  $\overline{CE}_2$  = H or CE<sub>2</sub> = L.
3. Device Outputs are ensured to be in High-Z after the first rising edge of clock upon power-up.

**Write Operation with Chip Enable Used<sup>(1)</sup>**

Cycle	Address	R/W	ADV/LD	$\overline{CE}^{(2)}$	CEN	$\overline{BW}_x$	$\overline{OE}$	I/O	Comments
n	X	X	L	H	L	X	X	?	Deselected.
n+1	X	X	L	H	L	X	X	?	Deselected.
n+2	A <sub>0</sub>	L	L	L	L	L	X	Z	Address and Control meet setup.
n+3	X	X	L	H	L	X	X	Z	Deselected or STOP.
n+4	A <sub>1</sub>	L	L	L	L	L	X	D <sub>0</sub>	Address Do Write in. Load A <sub>1</sub> .
n+5	X	X	L	H	L	X	X	Z	Deselected or STOP.
n+6	X	X	L	H	L	X	X	D <sub>1</sub>	Address D <sub>1</sub> Write in. Deselected.
n+7	A <sub>2</sub>	L	L	L	L	L	X	Z	Address and control meet setup.
n+8	X	X	L	H	L	X	X	Z	Deselected or STOP.
n+9	X	X	L	H	L	X	X	D <sub>2</sub>	Address D <sub>2</sub> Write in. Deselected.

5299 tbl 20

**NOTES:**

1. H = High; L = Low; X = Don't Care; ? = Don't Know; Z = High Impedance.
2.  $\overline{CE}$  = L is defined as  $\overline{CE}_1$  = L,  $\overline{CE}_2$  = L and CE<sub>2</sub> = H.  $\overline{CE}$  = H is defined as  $\overline{CE}_1$  = H,  $\overline{CE}_2$  = H or CE<sub>2</sub> = L.

## DC Electrical Characteristics Over the Operating Temperature and Supply Voltage Range ( $V_{DD} = 3.3V \pm 5\%$ )

Symbol	Parameter	Test Conditions	Min.	Max.	Unit
$ I_{IL} $	Input Leakage Current	$V_{DD} = \text{Max.}$ , $V_{IN} = 0V$ to $V_{DD}$	—	5	$\mu A$
$ I_{L\bar{O}} $	$\overline{LBO}$ Input Leakage Current <sup>(1)</sup>	$V_{DD} = \text{Max.}$ , $V_{IN} = 0V$ to $V_{DD}$	—	30	$\mu A$
$ I_{LO} $	Output Leakage Current	$V_{OUT} = 0V$ to $V_{DDQ}$ , Device Deselected	—	5	$\mu A$
$V_{OL}$	Output Low Voltage	$I_{OL} = +8mA$ , $V_{DD} = \text{Min.}$	—	0.4	V
$V_{OH}$	Output High Voltage	$I_{OH} = -8mA$ , $V_{DD} = \text{Min.}$	2.4	—	V

5299 tbl 21

## NOTE:

1. The  $\overline{LBO}$  pin will be internally pulled to  $V_{DD}$  if it is not actively driven in the application and the ZZ pin will be internally pulled to  $V_{SS}$  if not actively driven..


## DC Electrical Characteristics Over the Operating Temperature and Supply Voltage Range<sup>(1)</sup> ( $V_{DD} = 3.3V \pm 5\%$ )

Symbol	Parameter	Test Conditions	133MHz	100MHz	Unit
$I_{DD}$	Operating Power Supply Current	Device Selected, Outputs Open, $ADV/LD = X$ , $V_{DD} = \text{Max.}$ , $V_{IN} \geq V_{IH}$ or $\leq V_{IL}$ , $f = f_{MAX}^{(2)}$	300	250	mA
$I_{SB1}$	CMOS Standby Power Supply Current	Device Deselected, Outputs Open, $V_{DD} = \text{Max.}$ , $V_{IN} \geq V_{HD}$ or $\leq V_{LD}$ , $f = 0^{(2,3)}$	40	40	mA
$I_{SB2}$	Clock Running Power Supply Current	Device Deselected, Outputs Open, $V_{DD} = \text{Max.}$ , $V_{IN} \geq V_{HD}$ or $\leq V_{LD}$ , $f = f_{MAX}^{(2,3)}$	110	100	mA
$I_{SB3}$	Idle Power Supply Current	Device Selected, Outputs Open, $CEN \geq V_{IH}$ , $V_{DD} = \text{Max.}$ , $V_{IN} \geq V_{HD}$ or $\leq V_{LD}$ , $f = f_{MAX}^{(2,3)}$	40	40	mA

## NOTES:


5299 tbl 22

- All values are maximum guaranteed values.
- At  $f = f_{MAX}$ , inputs are cycling at the maximum frequency of read cycles of  $1/t_{cyc}$ ;  $f=0$  means no input lines are changing.
- For I/Os  $V_{HD} = V_{DDQ} - 0.2V$ ,  $V_{LD} = 0.2V$ . For other inputs  $V_{HD} = V_{DD} - 0.2V$ ,  $V_{LD} = 0.2V$ .

**AC Test Load****AC Test Conditions**  
( $V_{DDQ} = 3.3V/2.5V$ )

Input Pulse Levels	0 to 3V
Input Rise/Fall Times	2ns
Input Timing Reference Levels	1.5V
Output Timing Reference Levels	1.5V
AC Test Load	See Figure 1

5299 tbl 23



**AC Electrical Characteristics**(V<sub>DD</sub> = 3.3V±5%, TA = 0 to 70°C)


Symbol	Parameter	133MHz		100MHz		Unit
		Min.	Max.	Min.	Max.	
t <sub>CYC</sub>	Clock Cycle Time	7.5	—	10	—	ns
f <sub>F</sub> <sup>(1)</sup>	Clock Frequency	—	133	—	100	MHz
t <sub>CH</sub> <sup>(2)</sup>	Clock High Pulse Width	2.2	—	3.2	—	ns
t <sub>CL</sub> <sup>(2)</sup>	Clock Low Pulse Width	2.2	—	3.2	—	ns
<b>Output Parameters</b>						
t <sub>CD</sub>	Clock High to Valid Data	—	(t <sub>CYC</sub> / 3) + 2.0 <sup>(5)</sup>	—	(t <sub>CYC</sub> / 3) + 2.0 <sup>(5)</sup>	ns
t <sub>CDC</sub>	Clock High to Data Change	(t <sub>CYC</sub> / 3) - 0.2 <sup>(5)</sup>	—	(t <sub>CYC</sub> / 3) - 0.2 <sup>(5)</sup>	—	ns
t <sub>CLZ</sub> <sup>(3,4)</sup>	Clock High to Output Active	(t <sub>CYC</sub> / 3) - 0.2 <sup>(5)</sup>	—	(t <sub>CYC</sub> / 3) - 0.2 <sup>(5)</sup>	—	ns
t <sub>CHZ</sub> <sup>(3,4)</sup>	Clock High to Data High-Z	1.5	3	1.5	3.3	ns
t <sub>OE</sub>	Output Enable Access Time	—	4.2	—	5	ns
t <sub>OLZ</sub> <sup>(3,4)</sup>	Output Enable Low to Data Active	0	—	0	—	ns
t <sub>OHZ</sub> <sup>(3,4)</sup>	Output Enable High to Data High-Z	—	4.2	—	5	ns
<b>Set Up Times</b>						
t <sub>SE</sub>	Clock Enable Setup Time	1.7	—	2.0	—	ns
t <sub>SA</sub>	Address Setup Time	1.7	—	2.0	—	ns
t <sub>SD</sub>	Data In Setup Time	1.7	—	2.0	—	ns
t <sub>SW</sub>	Read/Write (R/W) Setup Time	1.7	—	2.0	—	ns
t <sub>SADV</sub>	Advance/Load (ADV/LD) Setup Time	1.7	—	2.0	—	ns
t <sub>SC</sub>	Chip Enable/Select Setup Time	1.7	—	2.0	—	ns
t <sub>SB</sub>	Byte Write Enable (BWx) Setup Time	1.7	—	2.0	—	ns
<b>Hold Times</b>						
t <sub>HE</sub>	Clock Enable Hold Time	0.5	—	0.5	—	ns
t <sub>HA</sub>	Address Hold Time	0.5	—	0.5	—	ns
t <sub>HD</sub>	Data In Hold Time	0.5	—	0.5	—	ns
t <sub>HW</sub>	Read/Write (R/W) Hold Time	0.5	—	0.5	—	ns
t <sub>HADV</sub>	Advance/Load (ADV/LD) Hold Time	0.5	—	0.5	—	ns
t <sub>HC</sub>	Chip Enable/Select Hold Time	0.5	—	0.5	—	ns
t <sub>HB</sub>	Byte Write Enable (BWx) Hold Time	0.5	—	0.5	—	ns

**NOTES:**


1. f<sub>F</sub> = 1/t<sub>CYC</sub>.
2. Measured as HIGH above 0.6V<sub>DD</sub> and LOW below 0.4V<sub>DD</sub>.
3. Transition is measured ±200mV from steady-state.
4. These parameters are guaranteed with the AC load (Figure 1) by device characterization. They are not production tested.
5. Smart ZBT™ functionality only guaranteed at 66 MHz ≤ f ≤ 133 MHz.

5299 tbl 23a


## Timing Waveform of Read Cycle<sup>(1,2,3,4)</sup>



## Smart ZBT™ Timing




## Timing Waveform of Write Cycles<sup>(1,2,3,4,5)</sup>



### NOTES:

1. D(A1) represents the first input to the external address A2; D(A<sub>2+1</sub>) represents the next input data in the burst sequence of the base address A2, etc. where address bits A<sub>n</sub> and A<sub>1</sub> are advancing for the four word burst in the sequence defined by the state of the LD input.
2. CE2 timing transitions are identical but inverted to the CE1 and CE2 signals. For example, when CE1 and CE2 are LOW on this waveform, CE2 is HIGH.
3. Burst ends when new address and control are loaded into the SRAM by sampling ADV/LD LOW.
4. R/W is don't care when the SRAM is bursting (ADV/LD sampled HIGH). The nature of the burst access (Read or Write) is fixed by the state of the R/W signal when new address and control are loaded into the SRAM.
5. Individual Byte Write signals (BW) must be valid on all write and burst-write cycles. A write cycle is initiated when R/W signal is sampled LOW. The byte write information comes in two cycles before the actual data is presented to the SRAM.


## Timing Waveform of Combined Read and Write Cycles<sup>(1,2,3)</sup>



### NOTES:

1. Q(A1) represents the first output from the external address A1. D(A2) represents the input data to the SRAM corresponding to address A2.
2. CE2 timing transitions are identical but inverted to the  $\overline{CE}_1$  and  $\overline{CE}_2$  signals. For example, when  $\overline{CE}_1$  and  $\overline{CE}_2$  are LOW on this waveform,  $CE_2$  is HIGH.
3. Individual Byte Write signals ( $BW_x$ ) must be valid on all write and burst-write cycles. A write cycle is initiated when  $R/W$  signal is sampled LOW. The byte write information comes in two cycles before the actual data is presented to the SRAM.


## Timing Waveform of CEN Operation<sup>(1,2,3,4)</sup>



### NOTES:

1. Q(A1) represents the first output from the external address A1. D(A2) represents the input data to the SRAM corresponding to address A2.
2. CE1 and CE2 timing transitions are identical but inverted to the  $\overline{CE}_1$  and  $\overline{CE}_2$  signals. For example, when  $\overline{CE}_1$  and  $\overline{CE}_2$  are LOW on this waveform,  $CE_1$  is HIGH.
3.  $\overline{CEN}$  when sampled high on the rising edge of clock will block that L-H transition of the clock from propagating into the SRAM. The part will behave as if the L-H clock transition did not occur. All internal registers in the SRAM will retain their previous state.
4. Individual Byte Write signals ( $BW_1$  -  $BW_4$ ) must be valid on all write and burst-write cycles. A write cycle is initiated when  $R/W$  signal is sampled LOW. The byte write information comes in two cycles before the actual data is presented to the SRAM.



## Timing Waveform of CS Operation<sup>(1,2,3,4)</sup>



### NOTES:

1. Q(A1) represents the first output from the SRAM corresponding to address A3.
2. CE2 timing transitions are identical but inverted to the  $\overline{CE_1}$  and  $\overline{CE_2}$  signals. For example, when  $\overline{CE_1}$  and  $\overline{CE_2}$  are LOW on this waveform,  $CE_{21}$  is HIGH.
3.  $\overline{CEN}$  when sampled high on the rising edge of clock will block that L-H transition of the clock from propagating into the SRAM. The part will behave as if the L-H clock transition did not occur. All internal registers in the SRAM will retain their previous state.
4. Individual Byte Write signals (BW<sub>y</sub>) must be valid on all write cycles. A write cycle is initiated when R/W signal is sampled LOW. The byte write information comes in two cycles before the actual data is presented to the SRAM.



## 100-Pin Plastic Thin Quad Flatpack (TQFP) Package Diagram Outline




## NOTES:

- 1 ALL DIMENSIONING AND TOLERANCING CONFORM TO ANSI Y14.5M-1982
- 2 TOP PACKAGE MAY BE SMALLER THAN BOTTOM PACKAGE BY .15 mm
- 3 DATUMS [A-B] AND [-D-] TO BE DETERMINED AT DATUM PLANE [-H-]
- 4 DIMENSIONS D AND E ARE TO BE DETERMINED AT SEATING PLANE [-C-]
- 5 DIMENSIONS D1 AND E1 DO NOT INCLUDE MOLD PROTRUSION. ALLOWABLE MOLD PROTRUSION IS .25 mm PER SIDE. D1 AND E1 ARE MAXIMUM BODY SIZE DIMENSIONS INCLUDING MOLD MISMATCH.
- 6 DETAILS OF PIN 1 IDENTIFIER IS OPTIONAL BUT MUST BE LOCATED WITHIN THE ZONE INDICATED
- 7 DIMENSION b DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION IS .08 mm IN EXCESS OF THE b DIMENSION AT MAXIMUM MATERIAL CONDITION. DAMBAR CANNOT BE LOCATED ON THE LOWER RADIUS OR THE FOOT.
- 8 EXACT SHAPE OF EACH CORNER IS OPTIONAL
- 9 THESE DIMENSIONS APPLY TO THE FLAT SECTION OF THE LEAD BETWEEN .10 AND .25 mm FROM THE LEAD TIP
- 10 ALL DIMENSIONS ARE IN MILLIMETERS
- 11 THIS OUTLINE CONFORMS TO JEDEC PUBLICATION 95 REGISTRATION MO-136, VARIATION DJ AND BX

## 119 Ball Grid Array (BGA) Package Diagram Outline



## Timing Waveform of $\overline{OE}$ Operation<sup>(1)</sup>




5299 drw 11

**NOTE:**

1. A read operation is assumed to be in progress.

## Ordering Information



5299 drw 12

## Datasheet Document History

12/31/99		Created Smart ZBT datasheet
04/20/00	Pg. 4, 5	Added JTAG reset pins to TQFP pin configuration; removed footnote Inserted clarification note to Recommended Operating Temperature and Absolute Max Ratings tables
	Pg. 6	Add note to BGA pin configuration; corrected typo in pinout
	Pg. 21	Insert TQFP Package Diagram Outline



### CORPORATE HEADQUARTERS

2975 Stender Way  
Santa Clara, CA 95054

### for SALES:

800-345-7015 or 408-727-6116  
fax: 408-492-8674  
[www.idt.com](http://www.idt.com)

### for Tech Support:

[sramhelp@idt.com](mailto:sramhelp@idt.com)  
800-544-7726, x4033

The IDT logo is a registered trademark of Integrated Device Technology, Inc.