

Octal registered transceiver with 5-volt tolerant inputs/outputs (3-State)

74LVC2952A

FEATURES

- 5-volt tolerant inputs/outputs, for interfacing with 5-volt logic
- Wide supply voltage range of 1.2 V to 3.6 V
- In accordance with the JEDEC standard no. 8-1 A
- Inputs accept voltages up to 5.5 V
- CMOS low power consumption
- Flow-through pin-out architecture
- 3-State outputs
- Direct interface with TTL levels
- Integrated 30Ω damping resistor

DESCRIPTION

The 74LVC2952A is a low-power, low-voltage, Si-gate CMOS device and superior to most advanced CMOS compatible TTL families. The 74LVC2952A is an octal non-inverting registered transceiver. Two 8-bit back to back registers store data flowing in both directions between two bidirectional busses. Data applied to the inputs is entered and stored on the rising edge of the clock (CP_{nn}) provided that the clock enable CE_{nn} is LOW. The data is then present at the 3-State output buffers, but is only accessible when the output enable input (OE_{nn}) is LOW. Data flow from A inputs to B outputs is the same as for B inputs to A outputs. The 74LVC2952A is identical to the 74LVC2953A but has non-inverting outputs.

QUICK REFERENCE DATA

GND = 0 V; T_{amb} = 25°C; t_r = t_f ≤ 2.5 ns

| SYMBOL | PARAMETER | CONDITIONS | TYPICAL | UNIT |
|------------------------------------|--|--|---------|------|
| t _{PHL} /t _{PLH} | Propagation delay CP _{nn} to A _n , B _n | C _L = 50 pF; V _{CC} = 3.3 V | 4.3 | ns |
| f _{max} | Maximum clock frequency | | 150 | MHz |
| C _I | Input capacitance | | 5 | pF |
| C _{I/O} | Input/output capacitance | | 10 | pF |
| C _{PD} | Power dissipation capacitance per buffer | V _{CC} = 3.3V ³ | 31 | pF |


NOTE:

- 3 C_{PD} is used to determine the dynamic power dissipation (P_D in μW)
 $P_D = C_{PD} \times V_{CC}^2 \times f_i + \sum (C_L \times V_{CC}^2 \times f_o)$ where:
 f_i = input frequency in MHz; C_L = output load capacity in pF;
 f_o = output frequency in MHz; V_{CC} = supply voltage in V;
 $\sum (C_L \times V_{CC}^2 \times f_o)$ = sum of the outputs.

ORDERING INFORMATION

| PACKAGES | TEMPERATURE RANGE | OUTSIDE NORTH AMERICA | NORTH AMERICA | PKG. DWG. # |
|-----------------------------|-------------------|-----------------------|-----------------|-------------|
| 24-Pin Plastic SO | -40°C to +125°C | 74LVC2952A D | 74LVC2952A D | SOT137-1 |
| 24-Pin Plastic SSOP Type II | -40°C to +125°C | 74LVC2952A DB | 74LVC2952A DB | SOT340-1 |
| 24-Pin Plastic TSSOP Type I | -40°C to +125°C | 74LVC2952A PW | 74LVC2952APW DH | SOT355-1 |

PIN CONFIGURATION




PIN DESCRIPTION

| PIN NUMBER | SYMBOL | FUNCTION |
|--------------------------------|-------------------------------------|-----------------------------------|
| 8, 7, 6, 5, 4, 3, 2, 1, | B ₀ to B ₇ | B data inputs/outputs |
| 12 | GND | Ground (0 V) |
| 9, 15 | OE _{AB} , OE _{BA} | Output enable inputs (active LOW) |
| 10, 14 | CP _{AB} , CP _{BA} | Clock inputs |
| 11, 13, | CE _{AB} , CE _{BA} | Clock enable inputs |
| 16, 17, 18, 19, 20, 21, 22, 23 | A ₀ to A ₇ | A data inputs/outputs |
| 24 | V _{CC} | Positive supply voltage |


Octal registered transceiver with 5-volt tolerant inputs/outputs (3-State)

74LVC2952A


LOGIC SYMBOL (IEEE/IEC)



FUNCTIONAL DIAGRAM



LOGIC SYMBOL



Octal registered transceiver with 5-volt tolerant inputs/ouputs (3-State)

74LVC2952A

FUNCTION TABLE for register A_n or B_n

| A_n or B_n | INPUTS | | INTERNAL Q | OPERATING MODE |
|----------------|-----------|-----------|------------|----------------|
| | CP_{nn} | CE_{nn} | | |
| X | X | H | NC | Hold data |
| L | ↑ | L | L | Load data |
| H | ↑ | L | H | Load data |

NOTES:

- H = HIGH voltage level
- L = LOW voltage level
- X = don't care

FUNCTION TABLE for output enable

| INPUTS | INTERNAL Q | A_n or B_n OUTPUTS | OPERATING MODE |
|-----------|------------|------------------------|-----------------|
| OE_{nn} | | | |
| H | X | Z | Disable outputs |
| L | L | L | Enable outputs |
| L | H | H | Enable outputs |

- Z = high impedance OFF-state
- ↑ = Low-to-High transition
- NC = no change

RECOMMENDED OPERATING CONDITIONS

| SYMBOL | PARAMETER | CONDITIONS | LIMITS | | UNIT |
|------------|---|--|--------|----------|------|
| | | | MIN | MAX | |
| V_{CC} | DC supply voltage (for max. speed performance) | | 2.7 | 3.6 | V |
| | DC supply voltage (for low-voltage applications) | | 1.2 | 3.6 | |
| V_I | DC input voltage range | | 0 | 5.5 | V |
| $V_{I/O}$ | DC output voltage range; output HIGH or LOW state | | 0 | V_{CC} | V |
| | DC input voltage range; output 3-State | | 0 | 5.5 | |
| T_{amb} | Operating free-air temperature range | | -40 | +85 | °C |
| t_r, t_f | Input rise and fall times | $V_{CC} = 1.2$ to $2.7V$ $V_{CC} = 2.7$ to $3.6V$ | 0 | 20 10 | ns/V |

ABSOLUTE MAXIMUM RATINGS¹

In accordance with the Absolute Maximum Rating System (IEC 134). Voltages are referenced to GND (ground = 0 V).

| SYMBOL | PARAMETER | CONDITIONS | RATING | UNIT |
|-------------------|---|---|------------------------|------|
| V_{CC} | DC supply voltage | | -0.5 to +6.5 | V |
| I_{IK} | DC input diode current | $V_I < 0$ | -50 | mA |
| V_I | DC input voltage | Note 2 | -0.5 to +6.5 | V |
| I_{OK} | DC output diode current | $V_O > V_{CC}$ or $V_O < 0$ | ± 50 | mA |
| $V_{I/O}$ | DC output voltage; output HIGH or LOW | Note 2 | -0.5 to $V_{CC} + 0.5$ | V |
| | DC output voltage; output 3-State | Note 2 | -0.5 to 6.5 | |
| I_O | DC output source or sink current | $V_O = 0$ to V_{CC} | ± 50 | mA |
| I_{GND}, I_{CC} | DC V_{CC} or GND current | | ± 100 | mA |
| T_{stg} | Storage temperature range | | -65 to +150 | °C |
| P_{TOT} | Power dissipation per package | | | |
| | - plastic mini-pack (SO) | above +70°C derate linearly with 8 mW/K | 500 | mW |
| | - plastic shrink mini-pack (SSOP and TSSOP) | above +60°C derate linearly with 5.5 mW/K | 500 | |

NOTES:

- 1 Stresses beyond those listed may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- 2 The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

Octal registered tranceiver with 5-volt tolerant inputs/outputs (3-State)

74LVC2952A

DC ELECTRICAL CHARACTERISTICS

Over recommended operating conditions voltages are referenced to GND (ground = 0V)

| SYMBOL | PARAMETER | TEST CONDITIONS | LIMITS | | | UNIT | |
|------------------------------------|---|--|-----------------------|------------------|-------|------|----|
| | | | Temp = -40°C to +85°C | | | | |
| | | | MIN | TYP ¹ | MAX | | |
| V _{IH} | HIGH level Input voltage | V _{CC} = 1.2V | V _{CC} | | | V | |
| | | V _{CC} = 2.7 to 3.6V | 2.0 | | | | |
| V _{IL} | LOW level Input voltage | V _{CC} = 1.2V | | | GND | V | |
| | | V _{CC} = 2.7 to 3.6V | | | 0.8 | | |
| V _{OH} | HIGH level output voltage | V _{CC} = 2.7V; V _I = V _{IH} or V _{IL} ; I _O = -12mA | V _{CC} - 0.5 | | | V | |
| | | V _{CC} = 3.0V; V _I = V _{IH} or V _{IL} ; I _O = -100μA | V _{CC} - 0.2 | V _{CC} | | | |
| | | V _{CC} = 3.0V; V _I = V _{IH} or V _{IL} ; I _O = -18mA | V _{CC} - 0.6 | | | | |
| | | V _{CC} = 3.0V; V _I = V _{IH} or V _{IL} ; I _O = -24mA | V _{CC} - 0.8 | | | | |
| V _{OL} | LOW level output voltage | V _{CC} = 2.7V; V _I = V _{IH} or V _{IL} ; I _O = 12mA | | | 0.40 | V | |
| | | V _{CC} = 3.0V; V _I = V _{IH} or V _{IL} ; I _O = 100μA | | | 0.20 | | |
| | | V _{CC} = 3.0V; V _I = V _{IH} or V _{IL} ; I _O = 24mA | | | 0.55 | | |
| I _I | Input leakage current | V _{CC} = 3.6V; V _I = 5.5V or GND | Not for I/O pins | | ± 0.1 | ± 5 | μA |
| I _{IHZ} /I _{ILZ} | Input current for common I/O pins | V _{CC} = 3.6V; V _I = 5.5V or GND | | | ± 0.1 | ± 15 | μA |
| I _{OZ} | 3-State output OFF-state current | V _{CC} = 3.6V; V _I = V _{IH} or V _{IL} ; V _O = 5.5V or GND | | | 0.1 | ± 5 | μA |
| I _{off} | Power off leakage supply | V _{CC} = 0.0V; V _I or V _O = 5.5V | | | | ± 10 | μA |
| I _{CC} | Quiescent supply current | V _{CC} = 3.6V; V _I = V _{CC} or GND; I _O = 0 | | | 0.1 | 10 | μA |
| ΔI _{CC} | Additional quiescent supply current per input pin | V _{CC} = 2.7V to 3.6V; V _I = V _{CC} - 0.6V; I _O = 0 | | | 5 | 500 | μA |

NOTES:

1 All typical values are at V_{CC} = 3.3V and T_{amb} = 25°C.

AC CHARACTERISTICS

GND = 0 V; t_r = t_f ≤ 2.5 ns; C_L = 50 pF; R_L = 500Ω

| SYMBOL | PARAMETER | WAVEFORM | LIMITS | | | | | | | UNIT |
|------------------------------------|---|--------------|-------------------------------|------|-----|------------------------|-----|-----|------------------------|------|
| | | | V _{CC} = 3.3V ± 0.3V | | | V _{CC} = 2.7V | | | V _{CC} = 1.2V | |
| | | | MIN | TYP | MAX | MIN | TYP | MAX | TYP | |
| t _{PHL} /t _{PLH} | Propagation delay CP _{BA} , CP _{AB} to A _n , B _n | Figures 1, 4 | 1.5 | 4.1 | 7.6 | 1.5 | 4.4 | 8.6 | 16 | ns |
| t _{PZH} /t _{PZL} | 3-state output enable time OE _{BA} , OE _{AB} , to A _n , B _n | Figures 3, 4 | 1.5 | 3.9 | 7.6 | 1.5 | 4.7 | 8.6 | 16 | ns |
| t _{PHZ} /t _{PLZ} | 3-state output disable time OE _{BA} , OE _{AB} , to A _n , B _n | Figures 3, 4 | 1.5 | 3.4 | 6.6 | 1.5 | 3.8 | 7.6 | 8 | ns |
| t _w | CP _{AB} , CP _{BA} pulse width, HIGH or LOW | Figure 1 | 3.0 | 1.5 | - | 3.0 | 1.5 | - | - | ns |
| t _{su} | Set-up time HIGH or LOW A _n , B _n to CP _{AB} , CP _{BA} | Figure 2 | 2.0 | -0.5 | - | 2.0 | - | - | - | ns |
| t _{su} | Set-up time, HIGH or LOW CE _{AB} , CE _{BA} to CP _{AB} , CP _{BA} | Figure 2 | 2.0 | 0.5 | - | 2.0 | - | - | - | ns |
| t _h | Hold time A _n , B _n to CP _{AB} , CP _{BA} | Figure 2 | 1.5 | 0.6 | - | 1.5 | - | - | - | ns |
| t _h | Hold time CE _{AB} , CE _{BA} to CP _{AB} , CP _{BA} | Figure 2 | 1.5 | 0 | - | 1.5 | - | - | - | ns |
| f _{max} | Maximum clock pulse frequency | Figure 2 | 100 | 150 | - | 80 | - | - | - | MHz |

NOTE:

These typical values are at V_{CC} = 3.3V and T_{amb} = 25°C.

Octal registered transceiver with 5-volt tolerant inputs/outputs (3-State)

74LVC2952A

AC WAVEFORMS

$V_M = 0.6\text{ V}$ at $V_{CC} = 1.2\text{ V}$

$V_M = 1.0\text{ V}$ at $V_{CC} = 2.0\text{ V}$

$V_M = 1.5\text{ V}$ at $V_{CC} = 3.0\text{ V}$

V_{OL} and V_{OH} are the typical output voltage drop that occur with the 3-State output load.




Figure 1. Clock input (CP_{BA} , CP_{AB}) to output (\bar{B}_n , \bar{A}_n) propagation delays, the clock pulse width and the maximum clock frequency.




Figure 2. Set-up and hold times for the A_n , B_n and CE_{nn} inputs.

NOTE:

The shaded areas indicate when the input is permitted to change for predictable output performance




Figure 3. 3-State enable and disable times.

TEST CIRCUIT




Figure 4. Load circuitry for switching times.