

# Octal registered tranceiver with 5-volt tolerant inputs/outputs (3-State)

74LVC2952A

## FEATURES

- 5-volt tolerant inputs/outputs, for interfacing with 5-volt logic
- Wide supply voltage range of 1.2 V to 3.6 V
- In accordance with the JEDEC standard no. 8-1 A
- Inputs accept voltages up to 5.5 V
- CMOS low power consumption
- Flow-through pin-out architecture
- 3-State outputs
- Direct interface with TTL levels
- Integrated 30Ω damping resistor

## DESCRIPTION

The 74LVC2952A is a low-power, low-voltage, Si-gate CMOS device and superior to most advanced CMOS compatible TTL families. The 74LVC2952A is an octal non-inverting registered transceiver. Two 8-bit back to back registers store data flowing in both directions between two bidirectional busses. Data applied to the inputs is entered and stored on the rising edge of the clock (CP<sub>nn</sub>) provided that the clock enable CE<sub>nn</sub> is LOW. The data is then present at the 3-State output buffers, but is only accessible when the output enable input (OE<sub>nn</sub>) is LOW. Data flow from A inputs to B outputs is the same as for B inputs to A outputs. The 74LVC2952A is identical to the 74LVC2953A but has non-inverting outputs.

## QUICK REFERENCE DATA

GND = 0 V; T<sub>amb</sub> = 25°C; t<sub>r</sub> = t<sub>f</sub> ≤ 2.5 ns

SYMBOL	PARAMETER	CONDITIONS	TYPICAL	UNIT
t <sub>PHL</sub> /t <sub>PLH</sub>	Propagation delay CP <sub>nn</sub> to A <sub>n</sub> , B <sub>n</sub>	C <sub>L</sub> = 50 pF; V <sub>CC</sub> = 3.3 V	4.3	ns
f <sub>max</sub>	Maximum clock frequency		150	MHz
C <sub>I</sub>	Input capacitance		5	pF
C <sub>I/O</sub>	Input/output capacitance		10	pF
C <sub>PD</sub>	Power dissipation capacitance per buffer	V <sub>CC</sub> = 3.3V <sup>3</sup>	31	pF


### NOTE:

- 3 C<sub>PD</sub> is used to determine the dynamic power dissipation (P<sub>D</sub> in μW)  
 $P_D = C_{PD} \times V_{CC}^2 \times f_i + \sum (C_L \times V_{CC}^2 \times f_o)$  where:  
f<sub>i</sub> = input frequency in MHz; C<sub>L</sub> = output load capacity in pF;  
f<sub>o</sub> = output frequency in MHz; V<sub>CC</sub> = supply voltage in V;  
 $\sum (C_L \times V_{CC}^2 \times f_o)$  = sum of the outputs.

## ORDERING INFORMATION

PACKAGES	TEMPERATURE RANGE	OUTSIDE NORTH AMERICA	NORTH AMERICA	PKG. DWG. #
24-Pin Plastic SO	-40°C to +125°C	74LVC2952A D	74LVC2952A D	SOT137-1
24-Pin Plastic SSOP Type II	-40°C to +125°C	74LVC2952A DB	74LVC2952A DB	SOT340-1
24-Pin Plastic TSSOP Type I	-40°C to +125°C	74LVC2952A PW	74LVC2952APW DH	SOT355-1

## PIN CONFIGURATION






## PIN DESCRIPTION

PIN NUMBER	SYMBOL	FUNCTION
8, 7, 6, 5, 4, 3, 2, 1,	B <sub>0</sub> to B <sub>7</sub>	B data inputs/outputs
12	GND	Ground (0 V)
9, 15	OE <sub>AB</sub> , OE <sub>BA</sub>	Output enable inputs (active LOW)
10, 14	CP <sub>AB</sub> , CP <sub>BA</sub>	Clock inputs
11, 13	CE <sub>AB</sub> , CE <sub>BA</sub>	Clock enable inputs
16, 17, 18, 19, 20, 21, 22, 23	A <sub>0</sub> to A <sub>7</sub>	A data inputs/outputs
24	V <sub>CC</sub>	Positive supply voltage

**Octal registered tranceiver with 5-volt tolerant  
inputs/outputs (3-State)**

74LVC2952A

**LOGIC SYMBOL (IEEE/IEC)****FUNCTIONAL DIAGRAM****LOGIC SYMBOL**

# Octal registered tranceiver with 5-volt tolerant inputs/outputs (3-State)

74LVC2952A

**FUNCTION TABLE for register A<sub>n</sub> or B<sub>n</sub>**

INPUTS		INTERNAL Q	OPERATING MODE	
A <sub>n</sub> or B <sub>n</sub>	CP <sub>nn</sub>		CE <sub>nn</sub>	Hold data
X	X	H	NC	Hold data
L	↑	L	L	Load data
H	↑	L	H	Load data

**NOTES:**

H = HIGH voltage level

L = LOW voltage level

X = don't care

**FUNCTION TABLE for output enable**

INPUTS	INTERNAL Q	A <sub>n</sub> or B <sub>n</sub> OUTPUTS		OPERATING MODE
		OE <sub>nn</sub>	Z	
H	X	Z		Disable outputs
L	L	L		Enable outputs
L	H	H		Enable outputs

Z = high impedance OFF-state

↑ = Low-to-High transition

NC = no change

**RECOMMENDED OPERATING CONDITIONS**

SYMBOL	PARAMETER	CONDITIONS	LIMITS		UNIT
			MIN	MAX	
V <sub>CC</sub>	DC supply voltage (for max. speed performance)		2.7	3.6	V
	DC supply voltage (for low-voltage applications)		1.2	3.6	
V <sub>I</sub>	DC input voltage range		0	5.5	V
V <sub>I/O</sub>	DC output voltage range; output HIGH or LOW state		0	V <sub>CC</sub>	V
	DC input voltage range; output 3-State		0	5.5	
T <sub>amb</sub>	Operating free-air temperature range		-40	+85	°C
t <sub>r</sub> , t <sub>f</sub>	Input rise and fall times	V <sub>CC</sub> = 1.2 to 2.7V V <sub>CC</sub> = 2.7 to 3.6V	0	20	ns/V
			0	10	

**ABSOLUTE MAXIMUM RATINGS<sup>1</sup>**

In accordance with the Absolute Maximum Rating System (IEC 134).

Voltages are referenced to GND (ground = 0 V).

SYMBOL	PARAMETER	CONDITIONS	RATING	UNIT
V <sub>CC</sub>	DC supply voltage		-0.5 to +6.5	V
I <sub>IK</sub>	DC input diode current	V <sub>I</sub> < 0	-50	mA
V <sub>I</sub>	DC input voltage	Note 2	-0.5 to +6.5	V
I <sub>OK</sub>	DC output diode current	V <sub>O</sub> > V <sub>CC</sub> or V <sub>O</sub> < 0	± 50	mA
V <sub>I/O</sub>	DC output voltage; output HIGH or LOW	Note 2	-0.5 to V <sub>CC</sub> + 0.5	V
	DC output voltage; output 3-State	Note 2	-0.5 to 6.5	
I <sub>O</sub>	DC output source or sink current	V <sub>O</sub> = 0 to V <sub>CC</sub>	± 50	mA
I <sub>GND</sub> , I <sub>CC</sub>	DC V <sub>CC</sub> or GND current		± 100	mA
T <sub>stg</sub>	Storage temperature range		-65 to +150	°C
P <sub>TOT</sub>	Power dissipation per package			
	- plastic mini-pack (SO) - plastic shrink mini-pack (SSOP and TSSOP)	above +70°C derate linearly with 8 mW/K above +60°C derate linearly with 5.5 mW/K	500 500	mW

**NOTES:**

- Stresses beyond those listed may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

# Octal registered tranceiver with 5-volt tolerant inputs/outputs (3-State)

74LVC2952A

## DC ELECTRICAL CHARACTERISTICS

Over recommended operating conditions voltages are referenced to GND (ground = 0V)

SYMBOL	PARAMETER	TEST CONDITIONS	LIMITS			UNIT	
			Temp = -40°C to +85°C				
			MIN	TYP <sup>1</sup>	MAX		
V <sub>IH</sub>	HIGH level Input voltage	V <sub>CC</sub> = 1.2V	V <sub>CC</sub>			V	
		V <sub>CC</sub> = 2.7 to 3.6V		2.0			
V <sub>IL</sub>	LOW level Input voltage	V <sub>CC</sub> = 1.2V			GND	V	
		V <sub>CC</sub> = 2.7 to 3.6V			0.8		
V <sub>OH</sub>	HIGH level output voltage	V <sub>CC</sub> = 2.7V; V <sub>I</sub> = V <sub>IH</sub> or V <sub>IL</sub> ; I <sub>O</sub> = -12mA	V <sub>CC</sub> - 0.5			V	
		V <sub>CC</sub> = 3.0V; V <sub>I</sub> = V <sub>IH</sub> or V <sub>IL</sub> ; I <sub>O</sub> = -100μA	V <sub>CC</sub> - 0.2	V <sub>CC</sub>			
		V <sub>CC</sub> = 3.0V; V <sub>I</sub> = V <sub>IH</sub> or V <sub>IL</sub> ; I <sub>O</sub> = -18mA	V <sub>CC</sub> - 0.6				
		V <sub>CC</sub> = 3.0V; V <sub>I</sub> = V <sub>IH</sub> or V <sub>IL</sub> ; I <sub>O</sub> = -24mA	V <sub>CC</sub> - 0.8				
V <sub>OL</sub>	LOW level output voltage	V <sub>CC</sub> = 2.7V; V <sub>I</sub> = V <sub>IH</sub> or V <sub>IL</sub> ; I <sub>O</sub> = 12mA			0.40	V	
		V <sub>CC</sub> = 3.0V; V <sub>I</sub> = V <sub>IH</sub> or V <sub>IL</sub> ; I <sub>O</sub> = 100μA			0.20		
		V <sub>CC</sub> = 3.0V; V <sub>I</sub> = V <sub>IH</sub> or V <sub>IL</sub> ; I <sub>O</sub> = 24mA			0.55		
I <sub>i</sub>	Input leakage current	V <sub>CC</sub> = 3.6V; V <sub>I</sub> = 5.5V or GND	Not for I/O pins		± 0.1	± 5	μA
I <sub>lHZ</sub> /I <sub>lZ</sub>	Input current for common I/O pins	V <sub>CC</sub> = 3.6V; V <sub>I</sub> = 5.5V or GND			± 0.1	± 15	μA
I <sub>OZ</sub>	3-State output OFF-state current	V <sub>CC</sub> = 3.6V; V <sub>I</sub> = V <sub>IH</sub> or V <sub>IL</sub> ; V <sub>O</sub> = 5.5V or GND			0.1	± 5	μA
I <sub>off</sub>	Power off leakage supply	V <sub>CC</sub> = 0.0V; V <sub>I</sub> or V <sub>O</sub> = 5.5V				± 10	μA
I <sub>CC</sub>	Quiescent supply current	V <sub>CC</sub> = 3.6V; V <sub>I</sub> = V <sub>CC</sub> or GND; I <sub>O</sub> = 0			0.1	10	μA
ΔI <sub>CC</sub>	Additional quiescent supply current per input pin	V <sub>CC</sub> = 2.7V to 3.6V; V <sub>I</sub> = V <sub>CC</sub> - 0.6V; I <sub>O</sub> = 0			5	500	μA

**NOTES:**1 All typical values are at V<sub>CC</sub> = 3.3V and T<sub>amb</sub> = 25°C.

## AC CHARACTERISTICS

GND = 0 V; t<sub>r</sub> = t<sub>f</sub> ≤ 2.5 ns; C<sub>L</sub> = 50 pF; R<sub>L</sub> = 500Ω

SYMBOL	PARAMETER	WAVEFORM	LIMITS						UNIT	
			V <sub>CC</sub> = 3.3V ± 0.3V			V <sub>CC</sub> = 2.7V				
			MIN	TYP	MAX	MIN	TYP	MAX		
t <sub>PHL</sub> /t <sub>PLH</sub>	Propagation delay CP <sub>BA</sub> , CP <sub>AB</sub> to A <sub>n</sub> , B <sub>n</sub>	Figures 1, 4	1.5	4.1	7.6	1.5	4.4	8.6	16	ns
t <sub>PZH</sub> /t <sub>PZL</sub>	3-state output enable time OE <sub>BA</sub> , OE <sub>AB</sub> , to A <sub>n</sub> , B <sub>n</sub>	Figures 3, 4	1.5	3.9	7.6	1.5	4.7	8.6	16	ns
t <sub>PHZ</sub> /t <sub>PLZ</sub>	3-state output disable time OE <sub>BA</sub> , OE <sub>AB</sub> , to A <sub>n</sub> , B <sub>n</sub>	Figures 3, 4	1.5	3.4	6.6	1.5	3.8	7.6	8	ns
t <sub>w</sub>	CP <sub>AB</sub> , CP <sub>BA</sub> pulse width, HIGH or LOW	Figure 1	3.0	1.5	—	3.0	1.5	—	—	ns
t <sub>su</sub>	Set-up time HIGH or LOW A <sub>n</sub> , B <sub>n</sub> to CP <sub>AB</sub> , CP <sub>BA</sub>	Figure 2	2.0	-0.5	—	2.0	—	—	—	ns
t <sub>su</sub>	Set-up time, HIGH or LOW CE <sub>AB</sub> , CE <sub>BA</sub> to CP <sub>AB</sub> , CP <sub>BA</sub>	Figure 2	2.0	0.5	—	2.0	—	—	—	ns
t <sub>h</sub>	Hold time A <sub>n</sub> , B <sub>n</sub> to CP <sub>AB</sub> , CP <sub>BA</sub>	Figure 2	1.5	0.6	—	1.5	—	—	—	ns
t <sub>h</sub>	Hold time CE <sub>AB</sub> , CE <sub>BA</sub> to CP <sub>AB</sub> , CP <sub>BA</sub>	Figure 2	1.5	0	—	1.5	—	—	—	ns
t <sub>max</sub>	Maximum clock pulse frequency	Figure 2	100	150	—	80	—	—	—	MHz

**NOTE:**These typical values are at V<sub>CC</sub> = 3.3V and T<sub>amb</sub> = 25°C.

# Octal registered tranceiver with 5-volt tolerant inputs/outputs (3-State)

74LVC2952A

## AC WAVEFORMS

 $V_M = 0.6 \text{ V}$  at  $V_{CC} = 1.2 \text{ V}$  $V_M = 1.0 \text{ V}$  at  $V_{CC} = 2.0 \text{ V}$  $V_M = 1.5 \text{ V}$  at  $V_{CC} = 3.0 \text{ V}$ 

$V_{OL}$  and  $V_{OH}$  are the typical output voltage drop that occur with the 3-State output load.




Figure 1. Clock input ( $CP_{BA}, CP_{AB}$ ) to output ( $\bar{A}_n, \bar{B}_n$ ) propagation delays, the clock pulse width and the maximum clock frequency.




Figure 2. Set-up and hold times for the  $A_n, B_n$  and  $CE_{nn}$  inputs.

### NOTE:

The shaded areas indicate when the input is permitted to change for predictable output performance




Figure 3. 3-State enable and disable times.

## TEST CIRCUIT




Figure 4. Load circuitry for switching times.