





# Synchronous 4-Bit Decade Counter (Asynchronous Master Reset)

ELECTRICALLY TESTED PER:  
MIL-M-38510/34301


The 54F161A is a high-speed synchronous modulo-16 binary counter. It is synchronously presettable for application in programmable dividers and has two types of Count Enable inputs plus a Terminal Count output for versatility in forming synchronous multistage counters. The F161A has an asynchronous Master Reset input that overrides all other inputs and forces the outputs LOW.

- Synchronous Counting and Loading
- High-Speed Synchronous Expansion
- Typical Count Frequency of 120 MHz

### TEST CIRCUIT AND WAVEFORMS



### STATE DIAGRAM



REFERENCE NOTES ON PAGE 4-76

## Military 54F161A



### AVAILABLE AS:

- 1) JAN: JM38510/34301BXA
- 2) SMD: N/A
- 3) 883: 54F161A/BXAJC

X = CASE OUTLINE AS FOLLOWS:  
PACKAGE: CERDIP: E  
CERFLAT: F  
LCC: 2

THE LETTER "M" APPEARS  
BEFORE THE / ON LCC.

### PIN ASSIGNMENTS

FUNCT.	DIL 620-09	FLATS 650-05	LCC 756A-02	BURN-IN (COND. A)
MR	1	1	2	GND
CP	2	2	3	VCC
P0	3	3	4	VCC
P1	4	4	5	VCC
P2	5	5	7	VCC
P3	6	6	8	VCC
CEP	7	7	9	VCC
GND	8	8	10	GND
PE	9	9	12	VCC
CET	10	10	13	VCC
Q3	11	11	14	OPEN
Q2	12	12	15	OPEN
Q1	13	13	17	OPEN
Q0	14	14	18	OPEN
TC	15	15	19	OPEN
VCC	16	16	20	VCC

BURN-IN CONDITIONS:  
VCC = 5.0 V MIN/6.0 V MAX

### TRUTH TABLE

MR	PE	CET	CEP	Action on the Rising Clock Edge
L	X	X	X	Reset (Clear)
H	L	X	X	Load (P <sub>n</sub> - Q <sub>n</sub> )
H	H	H	H	Count (Increment)
H	H	L	X	No Charge (Hold)
H	H	X	L	No Charge (Hold)

H = HIGH Voltage Level  
L = LOW Voltage Level  
X = Immaterial

## 54F161A

### FUNCTIONAL DESCRIPTION

The 54F161A can count modulo-16 binary sequence. From state 15 (HHHH) it increments to state 0 (LLLL). The clock inputs of all flip-flops are driven in parallel through a clock buffer. Thus all changes of the Q outputs (except due to Master Reset) occur as a result of, and synchronous with, the LOW-to-HIGH transition of the CP input signal. The circuits have four fundamental modes of operation, in order of precedence: asynchronous reset, (synchronous reset for F163A), parallel load, count-up and hold. Five control inputs — Master Reset ( $\overline{MR}$ , F161A), Synchronous Reset ( $\overline{SR}$ , F163A), Parallel Enable ( $\overline{PE}$ ), Count Enable Parallel (CEP) and Count Enable Trickle (CET) — determine the mode of operation, as shown in the Mode Select Table. A LOW signal on  $\overline{MR}$  overrides all other inputs and asynchronously forces all outputs LOW. A LOW signal on  $\overline{SR}$  overrides counting and parallel loading and allows all outputs to go LOW on the next rising edge of CP. A LOW signal on  $\overline{PE}$  overrides counting and allows information on the Parallel Data ( $P_n$ ) inputs to be


loaded into the flip-flops on the next rising edge of CP. With  $\overline{PE}$  and  $\overline{MR}$  (F161A) or  $\overline{SR}$  (F163A) HIGH, CEP and CET permit counting when both are HIGH. Conversely, a LOW signal on either CEP or CET inhibits counting.

The 54F161A and 54F163A use D-type edge triggered flip-flops and changing the  $\overline{SR}$ ,  $\overline{PE}$ , CEP and CET inputs when the CP is in either state does not cause errors, provided that the recommended setup and hold times, with respect to the rising edge of CP, are observed.


The Terminal Count (TC) output is HIGH when CET is HIGH and the counter is in state 15. To implement synchronous multistage counters, the TC outputs can be used with the CEP and CET inputs in two different ways. The TC output is subject to decoding spikes due to internal race conditions and is therefore not recommended for use as a clock or asynchronous reset for flip-flops, counters or registers.

Logic Equations: Count Enable = CEP • CET •  $\overline{PE}$   
 $TC = Q_0 \cdot Q_1 \cdot Q_2 \cdot Q_3 \cdot CET$

### LOGIC DIAGRAM



## SWITCHING WAVEFORMS




## NOTES:

1. Pulse generator has the following characteristics:  
 $t_r = t_f \leq 2.5$  ns,  $PRR \leq 1.0$  MHz,  $Z_{OUT} = 50 \Omega$ .
2. Terminal conditions (pins not designated may be high  $\geq 2.0$  V, low  $\leq 0.8$  V, or open).
3.  $C_L = 50$  pF  $\pm 10\%$  including scope probe, wiring and stray capacitance, without package in test fixture.
4.  $R_L = 499 \Omega \pm 5.0\%$ .
5. Voltage measurements are to be made with respect to network ground terminal.

54F161A


WAVEFORMS



NOTE:

The data pulse generator has the following characteristics:

$V_{GEN} = 3.0\text{ V}$ ,  $t_r \leq 2.5\text{ ns}$ ,  $t_f \leq 2.5\text{ ns}$ ,  $t_{DATA} = 7.0\text{ ns}$ ,  $t_{SETUP} = 5.0\text{ ns}$ ,  $t_{HOLD} = 2.0\text{ ns}$ .




54F161A

Symbol	Parameter	Limits						Unit	Test Condition (Unless Otherwise Specified)
		+ 25°C		+ 125°C		- 55°C			
		Subgroup 1		Subgroup 2		Subgroup 3			
		Min	Max	Min	Max	Min	Max		
V <sub>OH</sub>	Logical "1" Output Voltage	2.5		2.5		2.5		V	V <sub>CC</sub> = 4.5 V, I <sub>OH</sub> = -1.0 mA, V <sub>IN</sub> = 2.0 V or 5.5 V, MR & CP = (See Note 1), PE = 0.8 V or 0 V, CET = 5.5 V or 2.0 V, CEP = 5.5 V.
V <sub>OL</sub>	Logical "0" Output Voltage		0.5		0.5		0.5	V	V <sub>CC</sub> = 4.5 V, I <sub>OL</sub> = 20 mA, V <sub>IN</sub> = 0.8 V or 5.5 V, PE = 0 V, CET = 5.5 V or 0.8 V, CEP & MR = 5.5 V, CP = (See Note 1).
V <sub>IC</sub>	Input Clamping Voltage		-1.2					V	V <sub>CC</sub> = 4.5 V, I <sub>IN</sub> = -18 mA, other inputs are open.
I <sub>IH1</sub>	Logical "1" Input Current		20		20		20	μA	V <sub>CC</sub> = 5.5 V, V <sub>IH</sub> = 2.7 V, PE = 5.5 V, 0 V or (2.7 V), CET = 0 V or (2.7 V), other inputs are open.
I <sub>IH2</sub>	Logical "1" Input Current		40		40		40	μA	V <sub>CC</sub> = 5.5 V, V <sub>IH</sub> = 2.7 V, PE = 5.5 V, 0 V or (2.7 V), CET = 0 V or (2.7 V), other inputs are open.
I <sub>IHH</sub>	Logical "1" Input Current		100		100		100	μA	V <sub>CC</sub> = 5.5 V, V <sub>IHH</sub> = 7.0 V, PE = 5.5 V, 0 V or (7.0 V), CET = 0 V or (7.0 V), other inputs are open.
I <sub>OS</sub>	Output Short Circuit Current	-60	-150	-60	-150	-60	-150	mA	V <sub>CC</sub> = 5.5 V, V <sub>IN</sub> = 5.5 V, other inputs are open, PE = 0 V, MR & CP = (See Note 1), V <sub>OUT</sub> = 0 V.
I <sub>IL</sub>	Logical "0" Input Current	-0.03	-0.6	-0.03	-0.6	-0.03	-0.6	mA	V <sub>CC</sub> = 5.5 V, V <sub>IN</sub> = 0.5 V, PE = 0 V or 5.5 V, CET = open or 5.5 V, other inputs are open.
I <sub>IL</sub>	Logical "0" Input Current	-0.06	-1.2	-0.06	-1.2	-0.06	-1.2	mA	V <sub>CC</sub> = 5.5 V, MR = 5.5 V or open, CEP = 5.5 V, PE & CET = 0.5 V or 5.5 V, other inputs are open.
I <sub>CC</sub>	Power Supply Current Off		55		55		55	mA	V <sub>CC</sub> = 5.5 V, V <sub>IN</sub> = 0 V, (P <sub>0</sub> -P <sub>3</sub> ), all other inputs = 5.5 V.
V <sub>IH</sub>	Logical "1" Input Voltage	2.0		2.0		2.0		V	V <sub>CC</sub> = 4.5 V.
V <sub>IL</sub>	Logical "0" Input Voltage		0.8		0.8		0.8	V	V <sub>CC</sub> = 4.5 V.
	Functional Tests	Subgroup 7		Subgroup 8A		Subgroup 8B			per Truth Table with V <sub>CC</sub> = 4.5 V, (Repeat at) V <sub>CC</sub> = 5.5 V, V <sub>INL</sub> = 0.5 V, and V <sub>INH</sub> = 2.5 V.

NOTE:

1. Apply one pulse prior to measurement.



54F161A

Symbol	Parameter	Limits						Unit	Test Condition (Unless Otherwise Specified)
		+ 25°C		+ 125°C		- 55°C			
		Subgroup 9		Subgroup 10		Subgroup 11			
		Min	Max	Min	Max	Min	Max		
t <sub>PHL1</sub>	Propagation Delay /Data-Output CP to Q <sub>n</sub> (PE Input High)	3.5	10	3.5	11.5	3.5	11.5	ns	V <sub>CC</sub> = 5.0 V, C <sub>L</sub> = 50 pF, R <sub>L</sub> = 499 Ω.
t <sub>PLH1</sub>	Propagation Delay /Data-Output CP to Q <sub>n</sub> (PE Input High)	2.0	7.5	2.0	9.0	2.0	9.0	ns	V <sub>CC</sub> = 5.0 V, C <sub>L</sub> = 50 pF, R <sub>L</sub> = 499 Ω.
t <sub>PHL2</sub>	Propagation Delay /Data-Output CP to Q <sub>n</sub> (PE Input Low)	4.0	8.5	4.0	10	4.0	10	ns	V <sub>CC</sub> = 5.0 V, C <sub>L</sub> = 50 pF, R <sub>L</sub> = 499 Ω.
t <sub>PLH2</sub>	Propagation Delay /Data-Output CP to Q <sub>n</sub> (PE Input Low)	2.5	8.5	2.0	10	2.0	10	ns	V <sub>CC</sub> = 5.0 V, C <sub>L</sub> = 50 pF, R <sub>L</sub> = 499 Ω.
t <sub>PHL3</sub>	Propagation Delay /Data-Output CP to TC	5.0	16	5.0	18.5	5.0	18.5	ns	V <sub>CC</sub> = 5.0 V, C <sub>L</sub> = 50 pF, R <sub>L</sub> = 499 Ω.
t <sub>PLH3</sub>	Propagation Delay /Data-Output CP to TC	4.5	14	5.0	16.5	5.0	16.5	ns	V <sub>CC</sub> = 5.0 V, C <sub>L</sub> = 50 pF, R <sub>L</sub> = 499 Ω.
t <sub>PHL4</sub>	Propagation Delay /Data-Output CET to TC	2.5	7.5	2.5	9.0	2.5	9.0	ns	V <sub>CC</sub> = 5.0 V, C <sub>L</sub> = 50 pF, R <sub>L</sub> = 499 Ω.
t <sub>PLH4</sub>	Propagation Delay /Data-Output CET to TC	2.5	7.5	2.5	9.0	2.5	9.0	ns	V <sub>CC</sub> = 5.0 V, C <sub>L</sub> = 50 pF, R <sub>L</sub> = 499 Ω.
t <sub>PHL5</sub>	Propagation Delay /Data-Output MR to Q <sub>n</sub>	5.5	12	5.5	14	5.5	14	ns	V <sub>CC</sub> = 5.0 V, C <sub>L</sub> = 50 pF, R <sub>L</sub> = 499 Ω.
t <sub>PHL6</sub>	Propagation Delay /Data-Output MR to TC	4.5	11.5	4.5	14	4.5	14	ns	V <sub>CC</sub> = 5.0 V, C <sub>L</sub> = 50 pF, R <sub>L</sub> = 499 Ω.
f <sub>MAX</sub>	Maximum Clock Frequency	90		70		70		MHz	V <sub>CC</sub> = 5.0 V, C <sub>L</sub> = 50 pF, R <sub>L</sub> = 499 Ω.

4