
								F	REVISION	ONS										
LTR					[DESCR	IPTION	١					DA	TE (YF	R-MO-[DA)		APPR	ROVED	
Α	Add	Radiat	ion Ha	rdness	Assura	ance lin	nits. E	ditorial	change	es throu	ıghout	- jak.		98-0	4-20		Monica L. Poelking			ing
В	case	outline	X. Ac	ures for dd devid F-3853	e type	02. Ad	dd table	e III, de	Ita limit	ts. Upo	date		03-03-07 Thomas m			m. He	ss			
REV SHEET																				
SHEET	В	В	В	В	В	В	В													
	B 15	B 16	B 17	B 18	B 19	B 20	B 21													
SHEET REV SHEET REV STATU	15 S			18 REV	19		21 B	В	В	В	В	В	В	В	В	В	В	В	В	
SHEET REV SHEET	15 S			18 REV	19 EET	20 DBY	21	2	В 3	B 4	5	6 EFEN	7 SE SI	8 JPPL	9 Y CE	10	11 COL	12 .UMB	13	
SHEET REV SHEET REV STATUS OF SHEETS PMIC N/A STA	15 S	16		18 REV SHE	19 FET PAREC Jo	20 D BY eseph A	21 B	2			5	6 EFEN	7 SE SI COL	8	9 Y CE JS, O	10 NTER	11 COL 43216	12 .UMB	13	
SHEET REV SHEET REV STATUS OF SHEETS PMIC N/A STA MICR DF THIS DRAW FOR	ANDAR COCIRC RAWING ING IS A USE BY	16 RD CUIT G	17	18 REV SHE PRE	19 PAREE Jo CKED Tr	20 D BY seph A BY nomas	B 1	2 /		4 MIC	5 DI	6 EFEN	7 SE SI COL	8 UPPL UMBU :://ww	9 Y CE JS, O w.ds	NTER HIO cc.dl	11 R COL 43216 a.mil	UMB	13 US	
SHEET REV SHEET REV STATUS OF SHEETS PMIC N/A STA MICR DF THIS DRAW FOR DEP AND AGE DEPARTME	ANDAR COCIRC AWING ING IS A USE BY ARTMEN ENCIES (16 RD CUIT G VAILA ALL ITS OF THE	17	18 REV SHE PRE CHE	19 PAREE Jo CKED Th	20 D BY Poseph A Ponica L APPR(21 B 1 A. Kerby	2		MIC CM CO	DI CROO OS, UNT	CIRC 4-BI	SE SI COLINE	JPPL UMBU D://ww DIG RESE	y CE JS, O w.ds	NTER HIO cc.dla	2 COL 43216 a.mil DVAN BINA RES	UMB ICED ARY SET,	13 US	

1 OF

21

1. SCOPE

- 1.1 <u>Scope</u>. This drawing documents two product assurance class levels consisting of high reliability (device classes Q and M) and space application (device class V). A choice of case outlines and lead finishes are available and are reflected in the Part or Identifying Number (PIN). When available, a choice of Radiation Hardness Assurance (RHA) levels are reflected in the PIN.
 - 1.2 PIN. The PIN is as shown in the following example.



- 1.2.1 RHA designator. Device classes Q and V RHA marked devices meet the MIL-PRF-38535 specified RHA levels and are marked with the appropriate RHA designator. Device class M RHA marked devices meet the MIL-PRF-38535, appendix A specified RHA levels and are marked with the appropriate RHA designator. A dash (-) indicates a non-RHA device.
 - 1.2.2 <u>Device type(s)</u>. The device type(s) identify the circuit function as follows:

Device type	Generic number	<u>Circuit function</u>
01 <u>1</u> /	54ACT163	4-bit presettable binary counter, synchronous reset, TTL compatible inputs
02	54ACT163	4-bit presettable binary counter, synchronous reset, TTL compatible inputs

1.2.3 <u>Device class designator</u>. The device class designator is a single letter identifying the product assurance level as listed below.

Device class	Device requirements documentation				
M	Vendor self-certification to the requirements for MIL-STD-883 compliant, non-JAN class level B microcircuits in accordance with MIL-PRF-38535, appendix A				
Q or V	Certification and qualification to MIL-PRF-38535				

1.2.4 <u>Case outline(s)</u>. The case outline(s) are as designated in MIL-STD-1835 and as follows:

Outline letter	Descriptive designator	<u>Terminals</u>	Package style
E	GDIP1-T16 or CDIP2-T16	16	Dual-in-line
F	GDFP2-F16 or CDFP3-F16	16	Flat pack
Χ	CDFP3-F16	16	Flat pack
2	CQCC1-N20	20	Square leadless chip carrier

1.2.5 <u>Lead finish</u>. The lead finish is as specified in MIL-PRF-38535 for device classes Q and V or MIL-PRF-38535, appendix A for device class M.

1/ Due to internal noise problems, device type 01 does not meet the minimum V_{IH} threshold limit that is characteristic of this technology family.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-91723
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216-5000		REVISION LEVEL B	SHEET 2

1.3 Absolute maximum ratings. 1/ 2/	
Cupply voltage range (V	0.5 V do to 17.0 V do
Supply voltage range (V _{CC})	
Output voltage range	
DC input diode current (I_{IK}) (-0.5 V \leq V _{IN} \leq V _{CC} + 0.5 V)	
DC output diode current (I_{OK}) (-0.5 V \leq V _{OUT} \leq V _{CC} + 0.5 V)	
DC output current (I _{OUT}) (per output pin)	
DC V _{CC} or GND current (I _{CC} , I _{GND}) (per pin)	
Maximum power dissipation (P _D)	
Storage temperature range (T _{STG})	
Lead temperature (soldering, 10 seconds)	
Thermal resistance, junction-to-case (Θ _{JC})	
Junction temperature (T _J)	
1.4 Recommended operating conditions. 2/5/	
1.4 Itoominenaea operating conditions. 2/ 6/	
Supply voltage range (V _{CC})	+4.5 V dc to +5.5 V dc
Input voltage range (V _{IN})	
Output voltage range (Vout)	
Maximum low level input voltage (V _{IL})	0.8 V dc
Minimum high level input voltage (V _{IH}):	
Device type 01	
Device type 02	
Case operating temperature range (T _C)	55°C to +125°C
Input edge rate $(\Delta v/\Delta t)$ maximum	10F m\//no
(from V_{IN} = 0.8 V to 2.0 V, 2.0 V to 0.8 V)	
Maximum low level output current (I _{OL})	
waximum low level output outlett (IOL)	
1.5 Radiation features.	
Davisa type 04	
Device type 01: Maximum total dose available (dose rate = 50 – 300 rads (Si)/s)	100 Krade (Si)
Single Event Latch-up (SEL)	` ′ 0
Single Event Lateri-up (SEL)	= 100 MeV/(IIIg/CIII)

STANDARD
MICROCIRCUIT DRAWING
DEFENSE SUPPLY CENTER COLUMBUS
COLUMBUS, OHIO 43216-5000

SIZE A		5962-91723
	REVISION LEVEL B	SHEET 3

^{1/} Stresses above the absolute maximum rating may cause permanent damage to the device. Extended operation at the maximum levels may degrade performance and affect reliability.

^{2/} Unless otherwise noted, all voltages are referenced to GND.

^{3/} For packages with multiple V_{CC} and GND pins, this value represents the maximum total current flowing into or out of all V_{CC} and GND pins.

^{4/} Maximum junction temperature shall not be exceeded except for allowable short duration burn-in screening conditions in accordance with method 5004 of MIL-STD-883.

^{5/} Unless otherwise specified, the values listed above shall apply over the full V_{CC} and T_C recommended operating range.

For dynamic operation, a V_{IH} level between 2.0 V and 3.0 V may be recognized by this device as a high logic level input. For static operation, a $V_{IH} \ge 2.0$ V will be recognized by this device as a high logic level input. Users are cautioned to verify that this will not affect their system.

2. APPLICABLE DOCUMENTS

2.1 <u>Government specification, standards, and handbooks</u>. The following specification, standards, and handbooks form a part of this drawing to the extent specified herein. Unless otherwise specified, the issues of these documents are those listed in the issue of the Department of Defense Index of Specifications and Standards (DoDISS) and supplement thereto, cited in the solicitation.

SPECIFICATION

DEPARTMENT OF DEFENSE

MIL-PRF-38535 - Integrated Circuits, Manufacturing, General Specification for.

STANDARDS

DEPARTMENT OF DEFENSE

MIL-STD-883 - Test Method Standard Microcircuits.

MIL-STD-1835 - Interface Standard Electronic Component Case Outlines.

HANDBOOKS

DEPARTMENT OF DEFENSE

MIL-HDBK-103 - List of Standard Microcircuit Drawings.

MIL-HDBK-780 - Standard Microcircuit Drawings.

(Unless otherwise indicated, copies of the specification, standards, and handbooks are available from the Standardization Document Order Desk, 700 Robbins Avenue, Building 4D, Philadelphia, PA 19111-5094.)

2.2 <u>Non-Government publications</u>. The following document(s) form a part of this document to the extent specified herein. Unless otherwise specified, the issues of the documents which are DoD adopted are those listed in the issue of the DoDISS cited in the solicitation. Unless otherwise specified, the issues of documents not listed in the DoDISS are the issues of the documents cited in the solicitation.

ELECTRONIC INDUSTRIES ALLIANCE (EIA)

EIA/JEDEC Standard No. 78 - IC Latch-Up Test

JEDEC Standard No. 20 - Standard for Description of 54/74ACXXXX and 54/74ACTXXXX Advanced High-Speed CMOS Devices

(Applications for copies should be addressed to the Electronics Industries Alliance, 2500 Wilson Boulevard, Arlington VA 22201-3834.)

(Non-Government standards and other publications are normally available from the organizations that prepare or distribute the documents. These documents may also be available in or through libraries or other informational services.)

2.3 <u>Order of precedence</u>. In the event of a conflict between the text of this drawing and the references cited herein, the text of this drawing takes precedence. Nothing in this document, however, supersedes applicable laws and regulations unless a specific exemption has been obtained.

3. REQUIREMENTS

3.1 <u>Item requirements</u>. The individual item requirements for device classes Q and V shall be in accordance with MIL-PRF-38535 and as specified herein or as modified in the device manufacturer's Quality Management (QM) plan. The modification in the QM plan shall not affect the form, fit, or function as described herein. The individual item requirements for device class M shall be in accordance with MIL-PRF-38535, appendix A for non-JAN class level B devices and as specified herein.

STANDARD
MICROCIRCUIT DRAWING
DEFENSE SUPPLY CENTER COLUMBUS
COLUMBUS, OHIO 43216-5000

SIZE A		5962-91723
	REVISION LEVEL B	SHEET 4

- 3.2 <u>Design, construction, and physical dimensions</u>. The design, construction, and physical dimensions shall be as specified in MIL-PRF-38535 and herein for device classes Q and V or MIL-PRF-38535, appendix A and herein for device class M.
 - 3.2.1 Case outlines. The case outlines shall be in accordance with 1.2.4 herein.
 - 3.2.2 Terminal connections. The terminal connections shall be as specified on figure 1.
 - 3.2.3 Truth table. The truth table shall be as specified on figure 2.
 - 3.2.4 Logic diagram. The logic diagram shall be as specified on figure 3.
 - 3.2.5 State diagram. The state diagram shall be as specified on figure 4.
- 3.2.6 <u>Ground bounce waveforms and test circuit</u>. The ground bounce waveforms and test circuit shall be as specified on figure 5.
 - 3.2.7 Switching waveforms and test circuit. The switching waveforms and test circuit shall be as specified on figure 6.
- 3.2.8 <u>Radiation exposure circuit</u>. The radiation exposure circuit shall be maintained by the manufacturer under document revision level control and shall be made available to the preparing or acquiring activity upon request.
- 3.3 <u>Electrical performance characteristics and postirradiation parameter limits</u>. Unless otherwise specified herein, the electrical performance characteristics and postirradiation parameter limits are as specified in table I and shall apply over the full case operating temperature range.
- 3.4 <u>Electrical test requirements</u>. The electrical test requirements shall be the subgroups specified in table II. The electrical tests for each subgroup are defined in table I.
- 3.5 <u>Marking</u>. The part shall be marked with the PIN listed in 1.2 herein. In addition, the manufacturer's PIN may also be marked as listed in MIL-HDBK-103. For packages where marking of the entire SMD PIN number is not feasible due to space limitations, the manufacturer has the option of not marking the "5962-" on the device. For RHA product using this option, the RHA designator shall still be marked. Marking for device classes Q and V shall be in accordance with MIL-PRF-38535. Marking for device class M shall be in accordance with MIL-PRF-38535, appendix A.
- 3.5.1 <u>Certification/compliance mark</u>. The certification mark for device classes Q and V shall be a "QML" or "Q" as required in MIL-PRF-38535. The compliance mark for device class M shall be a "C" as required in MIL-PRF-38535, appendix A.
- 3.6 <u>Certificate of compliance</u>. For device classes Q and V, a certificate of compliance shall be required from a QML-38535 listed manufacturer in order to supply to the requirements of this drawing (see 6.6.1 herein). For device class M, a certificate of compliance shall be required from a manufacturer in order to be listed as an approved source of supply in MIL-HDBK-103 (see 6.6.2 herein). The certificate of compliance submitted to DSCC-VA prior to listing as an approved source of supply for this drawing shall affirm that the manufacturer's product meets, for device classes Q and V, the requirements of MIL-PRF-38535 and herein or for device class M, the requirements of MIL-PRF-38535, appendix A and herein.
- 3.7 <u>Certificate of conformance</u>. A certificate of conformance as required for device classes Q and V in MIL-PRF-38535 or for device class M in MIL-PRF-38535, appendix A shall be provided with each lot of microcircuits delivered to this drawing.
- 3.8 <u>Notification of change for device class M</u>. For device class M notification to DSCC-VA of change of product (see 6.2 herein) involving devices acquired to this drawing is required for any change as defined in MIL-PRF-38535, appendix A.
- 3.9 <u>Verification and review for device class M.</u> For device class M, DSCC, DSCC's agent, and the acquiring activity retain the option to review the manufacturer's facility and applicable required documentation. Offshore documentation shall be made available onshore at the option of the reviewer.
- 3.10 <u>Microcircuit group assignment for device class M</u>. Device class M devices covered by this drawing shall be in microcircuit group number 40 (see MIL-PRF-38535, appendix A).

SIZE A		5962-91723
	REVISION LEVEL B	SHEET 5

		TABLE I. <u>Electr</u>	rical performanc	e characte	ristics.				
Test and MIL-STD-883 test method 1/	Symbol	Test conditions $-55^{\circ}\text{C} \le \text{T}_{\text{C}} \le +$ $+4.5 \text{ V} \le \text{V}_{\text{CC}} \le$	-125°C	Device type and <u>4</u> /	V _{CC}	Group A subgroups	Limits <u>5</u> /		Unit
		unless otherwise		Device class			Min	Max	
clamp voltage	V _{IC+}	For input under test, I _{IN}	ı = 1.0 mA	All Q, V	0.0 V	1	0.4	1.5	V
	<u>6</u> / <u>7</u> /		M, D, P, L, R	01 V	0.0 V	1	0.4	1.5	
clamp voltage	V _{IC} -	For input under test, I _{IN}		All Q, V	Open	1	-0.4	-1.5	V
3022	<u>6</u> / <u>7</u> /		M, D, P, L, R	01 V	Open	1	-0.4	-1.5	<u> </u>
voltage	V _{OH}	For all inputs affecting test, $V_{IN} = 3.0 \text{ V}$ or 0.8	V device 01	All All	4.5 V	1, 2, 3	4.4		V
3006	<u>6</u> / <u>7</u> / <u>8</u> /	$V_{IN} = 2.0 \text{ V or } 0.8$ For all other inputs, $V_{IN} = V_{CC} \text{ or GND}$		All All 01	5.5 V 5.5 V	1	5.4		
		$V_{IN} = V_{CC}$ or GND $I_{OH} = -50 \mu A$ For all inputs affecting	M, D, P, L, R	All All	4.5 V		3.7		
		test, $V_{IN} = 3.0 \text{ V or } 0.8$ $V_{IN} = 2.0 \text{ V or } 0.8$	V device 01	All		1, 2, 3			
		For all other inputs, $V_{IN} = V_{CC}$ or GND	M, D, P, L, R	01 All	4.5 V	1	3.7		
		I _{OH} = -24 mA		AII AII	5.5 V	1, 2, 3	4.7		
		For all inputs affecting test, $V_{IN} = 3.0 \text{ V or } 0.8$ $V_{IN} = 2.0 \text{ V or } 0.8$	V device 01	AII AII	5.5 V	1, 2, 3	3.85		
		For all other inputs, $V_{IN} = V_{CC}$ or GND $I_{OH} = -50 \text{ mA} \underline{9}/$	M, D, P, L, R	01 All	5.5 V	1	3.85	_	
	V _{OL} 6/ 7/8/	For all inputs affecting test, V _{IN} = 3.0 V or 0.8		AII AII	4.5 V	1, 2, 3		0.1	V
3007		$V_{IN} = 2.0 \text{ V or } 0.8$ For all other inputs,		All All	5.5 V			0.1	1
		$V_{IN} = V_{CC}$ or GND $I_{OL} = 50 \mu A$	M, D, P, L, R	01 All	5.5 V	1		0.1	
		For all inputs affecting test, V _{IN} = 3.0 V or 0.8	V device 01	All M	4.5 V	1 2, 3		0.4 0.5	1
		$V_{IN} = 2.0 \text{ V or } 0.8$ For all other inputs,	V device 02 M, D, P, L, R	01	4.5 V	1		0.4	-
		$V_{IN} = V_{CC}$ or GND $I_{OL} = 24$ mA		All	5.5 V	1		0.4	-
				All	4.5 V	2, 3		0.5	_
			1	Q, V All	5.5 V	1, 3		0.5	_
		For all inputs affecting test, V _{IN} = 3.0 V or 0.8	V device 01	Q, V All All	5.5 V	1, 2, 3		0.5 1.65	1
		$V_{IN} = 2.0 \text{ V or } 0.8$ For all other inputs, $V_{IN} = V_{CC} \text{ or GND}$ $I_{OL} = 50 \text{ mA} \underline{9}/$	M, D, P, L, R	01 All	5.5 V	1		1.65	

SIZE A		5962-91723
	REVISION LEVEL B	SHEET 6

Test and MIL-STD-883 test method 1/	Symbol	Test condition $-55^{\circ}\text{C} \le \text{T}_{\text{C}} \le +4.5 \text{ V} \le \text{V}_{\text{CO}}$	≤ +125°C	Device type and <u>4</u> /	V _{CC}	Group A subgroups	Lim	its <u>5</u> /	Uni
		unless otherwis	se specified	Device class			Min	Max	
Input capacitance 3012	C _{IN}	See 4.4.1c T _C = +25°C		All All	GND	4		10.0	pF
Power dissipation capacitance	C _{PD} 10/	See 4.4.1c T _C = +25°C, f = 1 M		All All	5.0 V	4		50	
Quiescent supply current delta,	ΔI_{CC}	For input under test $V_{IN} = V_{CC} - 2.1 \text{ V}$	<u>,</u>	All Q, V	5.5 V	3		1.6	m/
TTL input levels 3005	<u>6</u> / <u>7</u> / <u>11</u> /	For all other inputs, $V_{IN} = V_{CC}$ or GND				1, 2		1.0	
				All M	5.5 V	1, 2, 3		1.6	
			M, D P, L, R	01 All	5.5 V	1		1.6 3.5	
Quiescent supply current, outputs	I _{CCH}	For all inputs, $V_{IN} = V_{CC}$ or GND		All Q, V	5.5 V	1		2.0	μA
high 3005	<u>6</u> / <u>7</u> /					2		40.0	
				All M	5.5 V	1		8.0	
						2, 3		160.0	
			M D	01 All	5.5 V	1		+100.0 1.0	m/
			P, L, R		5.5.7			3.5	
Quiescent supply current, outputs	I _{CCL}	For all inputs, $V_{IN} = V_{CC}$ or GND		All Q, V	5.5 V	1		2.0	μΑ
low 3005	<u>6</u> / <u>7</u> /					2		40.0	
				All M	5.5 V	1		8.0	
						2, 3		160.0	
			M D	01 All	5.5 V	1		100.0	m
			P, L, R			•		3.5	
Input leakage current high	I _{IH}	For input under test $V_{IN} = V_{CC}$		All Q, V	5.5 V	1		0.1	μ/
3010	<u>6</u> / <u>7</u> /	For all other inputs, $V_{IN} = V_{CC}$ or GND				2		1.0	
				All M	5.5 V	1		0.1	
						2, 3		1.0	
			M, D, P, L, R	01 All	5.5 V	1		0.1	

SIZE A		5962-91723
	REVISION LEVEL B	SHEET 7

Test and ML-STD-883	Symbol	Test conditions 2/3/	Device	V _{CC}	Group A	Limi	ts <u>5</u> /	Uni
test method 1/		-55°C ≤ T _C ≤ +125°C +4.5 V ≤ V _{CC} ≤ +5.5 V	type and <u>4</u> /		subgroups			
test method <u>h</u>		unless otherwise specified	Device class			Min	Max	
Input leakage current low	I _{IL}	For input under test, V _{IN} = GND	All Q, V	5.5 V	1		-0.1	μΑ
3009	<u>6</u> / <u>7</u> /	For all other inputs, V _{IN} = V _{CC} or GND			2		-1.0	
			All M	5.5 V	1		-0.1	
					2, 3		-1.0	
		M, D, P, L, R	01 All	5.5 V	1		-0.1	
Low level ground bounce noise	V _{GBL} 12/	V_{LD} = 2.5 V I_{OL} = +24 mA See figure 5	All Q, V	4.5 V	4		1500	m\
High level ground bounce noise	V _{GBH} <u>12</u> /	$V_{LD} = 2.5 \text{ V}$ $I_{OH} = -24 \text{ mA}$ See figure 5	All Q, V	4.5 V	4		1500	m\
Latch-up input/output	Icc	$t_w \ge 100 \ \mu s, \ t_{cool} \ge t_w$ 5 $\mu s \le t_r \le 5 \ ms$	All Q, V	5.5 V	2		200	m/
over-voltage	(O/V1)	$\begin{array}{l} 5 \ \mu s \leq t_f \leq 5 \ ms \\ V_{test} = 6.0 \ V \end{array}$						
	<u>13</u> /	$V_{CCQ} = 5.5 \text{ V}$ $V_{over} = 10.5 \text{ V}$						
Latch-up input/output	Icc	$t_w \ge 100 \ \mu s, \ t_{cool} \ge t_w$ 5 $\mu s \le t_r \le 5 \ ms$	AII Q, V	5.5 V	2		200	m/
positive over- current	(O/I1+)	$\begin{array}{l} 5 \ \mu s \leq t_f \leq 5 \ ms \\ V_{test} = 6.0 \ V \end{array}$						
	<u>13</u> /	$V_{CCQ} = 5.5 \text{ V}$ $I_{trigger} = +120 \text{ mA}$						
Latch-up input/output	I _{CC}	$t_w \ge 100 \ \mu s, \ t_{cool} \ge t_w$ 5 $\mu s \le t_r \le 5 \ ms$	AII Q, V	5.5 V	2		200	m/
negative over- current	(O/I1-)	$5 \mu s \le t_f \le 5 ms$ $V_{test} = 6.0 V$						
	<u>13</u> /	$V_{CCQ} = 5.5 \text{ V}$ $I_{trigger} = -120 \text{ mA}$						
Latch-up supply over-voltage	I _{CC}	$t_w \ge 100 \ \mu s, \ t_{cool} \ge t_w$ 5 $\mu s \le t_r \le 5 \ ms$	AII Q, V	5.5 V	2	· · ·	100	m/
over vertage	(O/V2)	$5 \mu s \le t_r \le 5 \text{ ms}$ $5 \mu s \le t_f \le 5 \text{ ms}$ $V_{test} = 6.0 \text{ V}$	3c, v					
	<u>13</u> /	V _{test} = 0.0 V V _{CCQ} = 5.5 V V _{over} = 9.0 V						
Functional tests 3014	<u>5</u> / <u>6</u> / <u>14</u> /	Device type 01, V _{IL} = 0.4 V, V _{IH} = 3.0 V Device type 02, V _{IL} = 0.8 V, V _{IH} = 2.0 V	All All	4.5 V	7, 8	L	Н	
		Verify output V _{OUT} See 4.4.1d M, D, P, L, R	01 All		7	L	Н	
			All M	5.5 V	7, 8	L	Н	

SIZE A		5962-91723
	REVISION LEVEL B	SHEET 8

Test and ML-STD-883	Symbol	Test conditions $2/3/$ -55°C \leq T _C \leq +125°C	Device type and <u>4</u> /	V _{cc}	Group A subgroups	Limit	ts <u>5</u> /	Uni
test method 1/		+4.5 V ≤ V _{CC} ≤ +5.5 V unless otherwise specified	Device class			Min	Max	}
Propagation delay time, CP to Qn	t _{PHL1,} t _{PLH1}	$C_L = 50 \text{ pF minimum}$ $R_L = 500\Omega$	All M	4.5 V	9	1.0	9.5	ns
(count mode) <u>6/ 7/</u> <u>15/</u>	See figure 6 M, D, P, L, F	All]	9	1.0	9.5		
		All M		10, 11	1.0	10.5		
			01	!	9, 11	1.0	9.5	_
			Q, V	.	10	1.0	10.5	4
			02		9	1.0	10.0	-
Propagation delay	+	$C_L = 50 \text{ pF}$	Q, V All	4.5 V	10, 11 9	1.0	11.0 9.0	- nc
time, CP to Qn	t _{PHL2} , t _{PLH2}	$R_L = 500\Omega$	M	4.5 v				ns
(load mode) 3003	<u>6</u> / <u>7</u> / <u>15</u> /	See figure 6 M, D, P, L, F	All		9	1.0	9.0	
			All M	<u> </u>	10, 11	1.0	10.0	
			01		9, 11	1.0	9.0	-
			Q, V	-	10 9		1	4
			02 Q, V	ļ	10, 11	1.0	10.0 11.0	-
Propagation delay time, CP to TC	t _{PHL3} ,	$C_L = 50 \text{ pF minimum}$ $R_L = 500\Omega$	All M	4.5 V	9	1.0	12.0	ns
(CET = H) 3003	6/ <u>7</u> / 15/	See figure 6 M, D, P, L, F		† †	9	1.0	12.0	
• • • • • • • • • • • • • • • • • • • •	1 2		All M	† 1	10, 11	1.0	13.0	
			All	† '	9, 11	1.0	12.0	1
	l		Q, V	<u> </u>	10	1.0	13.0	
Propagation delay time, CET to TC	t _{PHL4} , t _{PLH4}	$C_L = 50 \text{ pF minimum}$ $R_L = 500\Omega$	All M	4.5 V	9	1.0	9.0	ns
3003	<u>6</u> / <u>7</u> / <u>15</u> /	See figure 6 M, D, P, L, F	All		9	1.0	9.0	
			All M		10, 11	1.0	9.5	
			01		9, 11	1.0	9.0	
			Q, V	. !	10	1.0	9.5	_
			02	!	9	1.0	9.0	4
NAdocs.org. ala ala	+	0 50 -5	Q, V	4.5.77	10, 11	1.0	10.5	NAI
Maximum clock frequency	f _{MAX} 16/	$C_L = 50 \text{ pF minimum}$ $R_L = 500\Omega$	AII M	4.5 V	9	95.0		MF
3003		See figure 6	All		10, 11	85.0		
			All Q, V		9, 11 10	95.0 85.0	 	4
Input setup time,	t _{s1}	C _L = 50 pF minimum	All	4.5 V	9	8.5	+	ns
high or low,	16/	$R_L = 500\Omega$	M	4.5 V	10, 11	11.5	 	┤ '``
PE to CP	10/	See figure 6	All	-	9, 11	8.5	 	-
		Oce ligare o	Q, V		10	11.5	<u> </u>	4

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-91723
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216-5000		REVISION LEVEL B	SHEET 9

		TABLE I. <u>Electrical performance</u>	characteri	stics - Co	ntinued.			
Test and ML-STD-883 test method 1/	Symbol	Test conditions $2/3/$ -55°C \leq T _C \leq +125°C +4.5 V \leq V _{CC} \leq +5.5 V	Device type and <u>4</u> /	V _{CC}	Group A subgroups	Limit	ts <u>5</u> /	Unit
		unless otherwise specified	Device class			Min	Max	1
Input setup time, high or low,	t _{s2} 16/	$C_L = 50 \text{ pF minimum}$ $R_L = 500\Omega$	All M	4.5 V	9	10.0		ns
Pn to CP		See figure 6			10, 11	13.5		
			All Q, V		9, 11 10	10.0 13.5]
Input setup time, high or low,	t _{s3} 16/	$C_L = 50 \text{ pF minimum}$ $R_L = 500\Omega$	All M	4.5 V	9	10.0		ns
SR to CP		See figure 6	A !!]	10, 11	13.5]
			All Q, V		9, 11 10	10.0 13.5		-
Input setup time, high or low,	t _{s4} 16/	$C_L = 50 \text{ pF minimum}$ $R_L = 500\Omega$	All M	4.5 V	9	5.5		ns
CEP, CET to CP		See figure 6]	10, 11	7.0		-
			All Q, V		9, 11 10	5.5 7.0		-
Input hold time, high or low, PE to CP	t _{h1} 16/	C_L = 50 pF minimum R_L = 500 Ω See figure 6	All All	4.5 V	9, 10, 11	0.0		ns
Input hold time, high or low, Pn to CP	t _{h2} 16/	$C_L = 50 \text{ pF minimum}$ $R_L = 500\Omega$ See figure 6	All All	4.5 V	9, 10, 11	0.5		ns
Input hold time, high or low, SR to CP	t _{h3} 16/	C_L = 50 pF minimum R_L = 500 Ω See figure 6	All All	4.5 V	9, 10, 11	0.0		ns
Input hold time, high or low,	t _{h4} 16/	$C_L = 50 \text{ pF minimum}$ $R_L = 500\Omega$	All M	4.5 V	9	0.0		ns
CEP, CET to CP		See figure 6	A II		10, 11	0.5	ļ	_
			All Q, V		9, 10 11	0.0 0.5		-
Clock pulse width, high and low, (count, load modes)	t _w 16/	C_L = 50 pF minimum R_L = 500 Ω See figure 6	All All	4.5 V	9, 10, 11	5.0		ns

- For tests not listed in the referenced MIL-STD-883 (e.g. ΔI_{CC}), utilize the general test procedure under the conditions listed <u>1</u>/ herein. All inputs and outputs shall be tested, as applicable, to the tests in table I herein.
- Each input/output, as applicable, shall be tested at the specified temperature, for the specified limits. Output terminals not designated shall be high level logic, low level logic, or open, except as follows:

 - a. V_{IC} (pos) tests, the GND terminal can be open. T_C = +25°C. b. V_{IC} (neg) tests, the V_{CC} terminal shall be open. T_C = +25°C.
 - c. All I_{CC} and Δ I_{CC} tests, the output terminal shall be open. When performing these tests, the current meter shall be placed in the circuit such that all current flows through the meter.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-91723
DEFENSE SUPPLY CENTER COLUMBUS		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43216-5000		B	10

TABLE I. Electrical performance characteristics - Continued.

- 3/ RHA parts for device type 01 are tested at all levels M, D, P, L, and R of irradiation. Pre and Post irradiation values are identical unless otherwise specified in table I.
- 4/ The word "All" in the device type and device class column, means limits for all device types and classes.
- 5/ For negative and positive voltage and current values, the sign designates the potential difference in reference to GND and the direction of current flow, respectively; and the absolute value of the magnitude, not the sign, is relative to the minimum and maximum limits, as applicable, listed herein. All devices shall meet or exceed the limits specified in table I, as applicable, at 4.5 V ≤ V_{CC} ≤ 5.5 V.
- 6/ RHA samples do not have to be tested at -55°C and +125°C prior to irradiation.
- $\underline{7}$ / When performing postirradiation electrical measurements for RHA level, $T_A = +25^{\circ}C$. Limits shown are guaranteed at $T_A = +25^{\circ}C \pm 5^{\circ}C$.
- 8/ For dynamic operation, a V_{IH} level between 2.0 V and 3.0 V may be recognized by this device as a high logic level input. For static operation, a $V_{IH} \ge 2.0$ V will be recognized by this device as a high logic level input. Users are cautioned to verify that this will not affect their system.
- $\underline{9}'$ Transmission driving tests are performed at $V_{CC} = 5.5$ V with a 2 ms duration maximum. This test may be performed using $V_{IN} = V_{CC}$ or GND. When $V_{IN} = V_{CC}$ or GND is used, the test is guaranteed for $V_{IN} = 3.0$ V or 0.8 V for device 01 and $V_{IN} = 2.0$ V or 0.8 V for device 02.
- Power dissipation capacitance (C_{PD}) determines the no load power consumption, $P_D = (C_{PD} + C_L) (V_{CC} \times V_{CC}) f + (I_{CC} \times V_{CC}) + (n \times d \times \Delta I_{CC} \times V_{CC})$. The dynamic current consumption, $I_S = (C_{PD} + C_L) V_{CC} f + I_{CC} + (n \times d \times \Delta I_{CC})$. For both P_D and I_S , n is the number of device inputs at TTL levels; f is the frequency of the input signal; and d is the duty cycle of the input signal.
- 11/ This test may be performed either one input at a time (preferred method) or with all input pins simultaneously at $V_{IN} = V_{CC}$ 2.1 V (alternate method). Classes Q and V shall use the preferred method. When the test is performed using the alternate test method, the maximum limit is equal to the number of inputs at a high TTL input level times 1.6 mA; and the preferred method and limits are guaranteed.
- This test is for qualification only. Ground bounce tests are performed on a nonswitching (quiescent) output and are used to measure the magnitude of induced noise caused by other simultaneously switching outputs. The test is performed on a low noise bench test fixture with all outputs fully dc loaded (I_{OL} maximum and I_{OH} maximum = i.e, ± 24 mA) and 50 pF of load capacitance (see figure 5). The loads must be located as close as possible to the device output. Inputs are then conditioned with 1 MHz pulse ($t_r = t_f = 3.5 \pm 1.5$ ns) switching simultaneously and in phase such that one output is forced low and all others (possible) are switched. The low level ground bounce noise is measured at the quiet output using a F.E.T. oscilloscope probe with at least 1 M Ω impedance. Measurement is taken from the peak of the largest positive pulse with respect to the nominal low level output voltage (see figure 5). The device inputs are then conditioned such that the output under test is at a high nominal V_{OH} level. The high level ground bounce measurement is then measured from nominal V_{OH} level to the largest negative peak. This procedure is repeated such that all outputs are tested at a high and low level with a maximum number of outputs switching.
- 13/ See EIA/JEDEC STD. No. 78 for electrically induced latch-up test methods and procedures. The values listed for I_{trigger} and V_{over}, are to be accurate within ±5 percent.
- Tests shall be performed in sequence, attributes data only. Functional tests shall include the truth table and other logic patterns used for fault detection. Functional tests shall be performed in sequence as approved by the qualifying activity on qualified devices. H ≥ 2.5 V, L < 2.5 V, high inputs = 3.0 V, low inputs = 0.4 V for device type 01 and high inputs = 2.0 V, low inputs = 0.8 V for device type 02. The input voltage levels have the allowable tolerances in accordance with MIL-STD-883 already incorporated. The V_{IH} level used for functional testing shall be 3.0 V ±0 percent for device type 01.
- 15/ AC limits at V_{CC} = 5.5 V are equal to limits at V_{CC} = 4.5 V and guaranteed by testing at V_{CC} = 4.5 V. Minimum AC limits for V_{CC} = 5.5 V are 1.0 ns and guaranteed by guardbanding the V_{CC} = 4.5 V minimum limits to 1.5 ns. For propagation delay tests, all paths must be tested.
- 16/ This parameter shall be guaranteed, if not tested, to the limits in table I, herein.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-91723
DEFENSE SUPPLY CENTER COLUMBUS		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43216-5000		B	11

Device type	All			
Case				
outlines	E, F, X	2		
Terminal number	Terminal	symbol		
1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16	SR CP P0 P1 P2 P3 CEP GND PE CET Q3 Q2 Q1 Q0 TC Vcc	NC SR CP P0 P1 NC P2 P3 CEP GND NC PE CET Q3 Q2 NC Q1		
18		Q0		
19		TC		
20		V _{CC}		

NC = No Connection

PIN Description				
Terminal Symbol	Description			
CEP CET CP SR Pn (n = 0 to 3) PE Qn (n = 0 to 3) TC	Count enable parallel control input Count enable trickle control input Clock pulse timing input (active rising edge) Synchronous master reset control input (active low) Parallel data inputs Parallel enable control input (active low) Flip-flop outputs Terminal count output			

FIGURE 1. <u>Terminal connections</u>.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-91723
DEFENSE SUPPLY CENTER COLUMBUS		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43216-5000		B	12

SR	PE	CET	CEP	Function
L	Х	Х	Х	Reset (Qn = L, TC = L) (See note 1)
Н	L	Х	Х	Load (Qn = Pn) (See notes 1 and 2)
Н	Н	Н	Н	Count (See notes 1, 2, and 3)
Н	Н	L	Х	No change (See notes 1, 2, and 4)
Н	Н	Х	L	No change (See notes 1, 2, and 4)

H = High voltage levelL = Low voltage level

X = Irrelevant

NOTES:

- 1. Action occurs on the rising edge of the clock (CP) input when the appropriate setup, hold, and pulse width timing requirements have been met in table I herein.
- 2. TC = H, whenever the conditions satisfy the logic equation, TC = Q0 Q1 Q2 Q3 CET are valid. For any other conditions, TC = L. The TC output will react to the CET input independent of the clock input. The TC output is subject to decoding spikes due to internal race conditions and is therefore not recommended for use as a clock or asynchronous reset for flip-flops, registers, or counters.
- 3. For the counting sequence, see the state diagram on figure 4.
- 4. Outputs maintain their current output state. For TC, the conditions in note 3 apply.

FIGURE 2. Truth table.

SIZE A		5962-91723
	REVISION LEVEL B	SHEET 13




FIGURE 3. Logic diagram.




FIGURE 4. State diagram

STANDARD
MICROCIRCUIT DRAWING
DEFENSE SUPPLY CENTER COLUMBUS
COLUMBUS, OHIO 43216-5000


SIZE

A

SP62-91723

REVISION LEVEL
B


SHEET
14




NOTE: Resistor and capacitor tolerances = $\pm 10\%$.


FIGURE 5. Ground bounce waveforms and test circuit.

SIZE A		5962-91723
	REVISION LEVEL B	SHEET 15



STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-91723
DEFENSE SUPPLY CENTER COLUMBUS		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43216-5000		B	16





50% OF V_{CC} $v_{\rm OL}$

NOTES:

- 1. $C_L = 50 \text{ pF}$ minimum or equivalent (includes test jig and probe capacitance).
- 2. $R_T = 50\Omega$ or equivalent, $R_L = 500\Omega$ or equivalent.

TC

- 3. Input signal from pulse generator: $V_{IN} = 0.0 \text{ V}$ to 3.0 V; PRR \leq 10 MHz; $t_r \leq$ 3.0 ns; $t_f \leq$ 3.0 ns; duty cycle = 50 percent.
- 4. Timing parameters shall be tested at a minimum input frequency of 1 MHz.
- The outputs are measured one at a time with one transition per measurement.

FIGURE 6. Switching waveforms and test circuit - Continued.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-91723
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216-5000		REVISION LEVEL B	SHEET 17

4. QUALITY ASSURANCE PROVISIONS

- 4.1 <u>Sampling and inspection</u>. For device classes Q and V, sampling and inspection procedures shall be in accordance with MIL-PRF-38535 or as modified in the device manufacturer's Quality Management (QM) plan. The modification in the QM plan shall not affect the form, fit, or function as described herein. For device class M, sampling and inspection procedures shall be in accordance with MIL-PRF-38535, appendix A.
- 4.2 <u>Screening</u>. For device classes Q and V, screening shall be in accordance with MIL-PRF-38535, and shall be conducted on all devices prior to qualification and technology conformance inspection. For device class M, screening shall be in accordance with method 5004 of MIL-STD-883, and shall be conducted on all devices prior to quality conformance inspection.
 - 4.2.1 Additional criteria for device class M.
 - a. Burn-in test, method 1015 of MIL-STD-883.
 - (1) Test condition A, B, C, or D. The test circuit shall be maintained by the manufacturer under document revision level control and shall be made available to the preparing or acquiring activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in test method 1015.
 - (2) $T_A = +125^{\circ}C$, minimum.
 - b. Interim and final electrical test parameters shall be as specified in table II herein.
 - 4.2.2 Additional criteria for device classes Q and V.
 - a. The burn-in test duration, test condition and test temperature, or approved alternatives shall be as specified in the device manufacturer's QM plan in accordance with MIL-PRF-38535. The burn-in test circuit shall be maintained under document revision level control of the device manufacturer's Technology Review Board (TRB) in accordance with MIL-PRF-38535 and shall be made available to the acquiring or preparing activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in test method 1015 of MIL-STD-883.
 - b. Interim and final electrical test parameters shall be as specified in table II herein.
 - Additional screening for device class V beyond the requirements of device class Q shall be as specified in MIL-PRF-38535, appendix B.
- 4.3 <u>Qualification inspection for device classes Q and V</u>. Qualification inspection for device classes Q and V shall be in accordance with MIL-PRF-38535. Inspections to be performed shall be those specified in MIL-PRF-38535 and herein for groups A, B, C, D, and E inspections (see 4.4.1 through 4.4.4).
- 4.4 <u>Conformance inspection</u>. Technology conformance inspection for classes Q and V shall be in accordance with MIL-PRF-38535 including groups A, B, C, D, and E inspections and as specified herein. Quality conformance inspection for device class M shall be in accordance with MIL-PRF-38535, appendix A and as specified herein. Inspections to be performed for device class M shall be those specified in method 5005 of MIL-STD-883 and herein for groups A, B, C, D, and E inspections (see 4.4.1 through 4.4.4).
 - 4.4.1 Group A inspection.
 - a. Tests shall be as specified in table II herein.
 - b. Latch-up and ground bounce tests are required for device classes Q and V. These tests shall be performed only for initial qualification and after process or design changes which may affect the performance of the device. Latch-up tests shall be considered destructive. For latch-up and ground-bounce tests, test all applicable pins on five devices with zero failures.
 - c. C_{IN} and C_{PD} shall be measured only for initial qualification and after process or design changes which may affect capacitance. C_{IN} shall be measured between the designated terminal and GND at a frequency of 1 MHz. C_{PD} shall be tested in accordance with the latest revision of JEDEC Standard No. 20 and table I herein. For C_{IN} and C_{PD}, test all applicable pins on five devices with zero failures.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-91723
DEFENSE SUPPLY CENTER COLUMBUS		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43216-5000		B	18

c. For device class M, subgroups 7 and 8 tests shall be sufficient to verify the truth table in figure 2 herein. The test vectors used to verify the truth table shall, at a minimum, test all functions of each input and output. All possible input to output logic patterns per function shall be guaranteed, if not tested, to the truth table in figure 2, herein. For device classes Q and V, subgroups 7 and 8 shall include verifying the functionality of the device.

TABLE II. Electrical test requirements.

Test requirements	Subgroups (in accordance with MIL-STD-883, method 5005, table I)	(in acco	ogroups ordance with 18535, table III)
	Device class M	Device class Q	Device class V
Interim electrical parameters (see 4.2)			1
Final electrical parameters (see 4.2)	<u>1</u> / 1, 2, 3, 7, 8, 9, 10, 11	<u>1</u> / 1, 2, 3, 7, 8, 9, 10, 11	<u>2</u> / <u>3</u> / 1, 2, 3, 7, 8, 9, 10, 11
Group A test requirements (see 4.4)	1, 2, 3, 4, 7, 8, 9, 10, 11	1, 2, 3, 4, 7, 8, 9, 10, 11	1, 2, 3, 4, 7, 8, 9, 10, 11
Group C end-point electrical parameters (see 4.4)	1, 2, 3	1, 2, 3	<u>3</u> / 1, 2, 3, 7,8, 9, 10, 11
Group D end-point electrical parameters (see 4.4)	1, 2, 3	1, 2, 3	1, 2, 3
Group E end-point electrical parameters (see 4.4)	1, 7, 9	1, 7, 9	1, 7, 9

^{1/} PDA applies to subgroup 1.

 $\frac{2}{2}$ PDA applies to subgroups 1 and 7, and deltas.

TABLE III. Burn-in and operating life test delta parameters (+25°C).

Parameter <u>1</u> /	Symbol	Device types	Delta Limits
Supply current	I _{CCH} , I _{CCL}	01	±100 nA <u>2</u> /
		02	±300 nA
Supply current delta	ΔI_{CC}	02	±0.4 mA
Input current low level	I _{IL}	02	±20 nA
Input current high level	I _{IH}	02	±20 nA
Output voltage low level	V _{OL}	02	±0.04 V
$V_{CC} = 5.5 \text{ V}, I_{OL} = 24 \text{ mA}$			
Output voltage high level	V _{OH}	02	±0.20 V
$V_{CC} = 5.5 \text{ V}, I_{OH} = -24 \text{ mA}$			

^{1/} These parameters shall be recorded before and after the required burn-in and life tests to determine delta limits.

^{2/} The limit may not be production tested.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-91723
DEFENSE SUPPLY CENTER COLUMBUS		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43216-5000		B	19

^{3/} Delta limits as specified in table III shall be required where specified, and the delta limits shall be completed with reference to the zero hour electrical parameters.

- 4.4.2 Group C inspection. The group C inspection end-point electrical parameters shall be as specified in table II herein.
- 4.4.2.1 Additional criteria for device class M. Steady-state life test conditions, method 1005 of MIL-STD-883:
 - a. Test condition A, B, C, or D. The test circuit shall be maintained by the manufacturer under document revision level control and shall be made available to the preparing or acquiring activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in test method 1005 of MIL-STD-883.
 - b. $T_A = +125$ °C, minimum.
 - c. Test duration: 1,000 hours, except as permitted by method 1005 of MIL-STD-883.
- 4.4.2.2 Additional criteria for device classes Q and V. The steady-state life test duration, test condition and test temperature, or approved alternatives shall be as specified in the device manufacturer's QM plan in accordance with MIL-PRF-38535. The test circuit shall be maintained under document revision level control by the device manufacturer's TRB in accordance with MIL-PRF-38535 and shall be made available to the acquiring or preparing activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in test method 1005 of MIL-STD-883.
 - 4.4.3 Group D inspection. The group D inspection end-point electrical parameters shall be as specified in table II herein.
- 4.4.4 <u>Group E inspection</u>. Group E inspection is required only for parts intended to be marked as radiation hardness assured (see 3.5 herein).
 - a. End-point electrical parameters shall be as specified in table II herein.
 - b. For device classes Q and V, the devices or test vehicle shall be subjected to radiation hardness assured tests as specified in MIL-PRF-38535 for the RHA level being tested. For device class M, the devices shall be subjected to radiation hardness assured tests as specified in MIL-PRF-38535, appendix A for the RHA level being tested. All device classes must meet the postirradiation end-point electrical parameter limits as defined in table I at T_A = +25°C ±5°C, after exposure, to the subgroups specified in table II herein.
 - c. RHA tests for device classes M, Q, and V for levels M, D, P, L, and R shall be performed through each level to determine at what levels the devices meet the RHA requirements. These RHA tests shall be performed for initial qualification and after design or process changes which may affect the RHA performance of the device.
 - d. Prior to irradiation, each selected sample shall be assembled in its qualified package. It shall pass the specified group A electrical parameters in table I for subgroups specified in table II herein.
- 4.4.4.1 <u>Total dose irradiation testing</u>. Total dose irradiation testing shall be performed in accordance with MIL-STD-883, method 1019, and as specified herein:

Prior to and during total dose irradiation characterization and testing, the devices for characterization shall be biased so that 50 percent are at inputs high and 50 percent are at inputs low, and the devices for testing shall be biased to the worst case condition established during characterization. Devices shall be biased as follows:

- 1. Inputs tested high, V_{CC} = 5.5 V dc +5%, R_{CC} = 10 Ω ±20%, V_{IN} = 5.0 V dc +5%, R_{IN} = 1 k Ω ±20%, and all outputs are open.
- 2. Inputs tested low, V_{CC} = 5.5 V dc +5%, R_{CC} = 10 Ω ±20%, V_{IN} = 0.0 V dc, R_{IN} = 1 k Ω ±20%, and all outputs are open.

SIZE A		5962-91723
	REVISION LEVEL B	SHEET 20

- 4.4.4.1.1 <u>Accelerated aging test</u>. Accelerated aging shall be performed on classes M, Q, and V devices requiring an RHA level greater than 5K rads (Si). The post-anneal end point electrical parameter limits shall be as specified in table I herein and shall be the preirradiation end point electrical parameter limit at 25° C \pm 5° C. Testing shall be performed at initial qualification and after any design or process changes which may effect the RHA response of the device.
- 4.5 Methods of inspection. Methods of inspection shall be specified as follows:
- 4.5.1 <u>Voltage and current</u>. Unless otherwise specified, all voltages given are referenced to the microcircuit GND terminal. Currents given are conventional current and positive when flowing into the referenced terminal.
 - 5. PACKAGING
- 5.1 <u>Packaging requirements</u>. The requirements for packaging shall be in accordance with MIL-PRF-38535 for device classes Q and V or MIL-PRF-38535, appendix A for device class M.
 - 6. NOTES
- 6.1 <u>Intended use</u>. Microcircuits conforming to this drawing are intended for use for Government microcircuit applications (original equipment), design applications, and logistics purposes.
- 6.1.1 <u>Replaceability</u>. Microcircuits covered by this drawing will replace the same generic device covered by a contractor-prepared specification or drawing.
 - 6.1.2 <u>Substitutability</u>. Device class Q devices will replace device class M devices.
- 6.2 <u>Configuration control of SMD's</u>. All proposed changes to existing SMD's will be coordinated with the users of record for the individual documents. This coordination will be accomplished using DD Form 1692, Engineering Change Proposal.
- 6.3 <u>Record of users</u>. Military and industrial users should inform Defense Supply Center Columbus when a system application requires configuration control and which SMD's are applicable to that system. DSCC will maintain a record of users and this list will be used for coordination and distribution of changes to the drawings. Users of drawings covering microelectronic devices (FSC 5962) should contact DSCC-VA, telephone (614) 692-0544.
- 6.4 <u>Comments</u>. Comments on this drawing should be directed to DSCC-VA , Columbus, Ohio 43216-5000, or telephone (614) 692-0547.
- 6.5 <u>Abbreviations, symbols, and definitions</u>. The abbreviations, symbols, and definitions used herein are defined in MIL-PRF-38535 and MIL-HDBK-1331.
 - 6.6 Sources of supply.
- 6.6.1 <u>Sources of supply for device classes Q and V</u>. Sources of supply for device classes Q and V are listed in QML-38535. The vendors listed in QML-38535 have submitted a certificate of compliance (see 3.6 herein) to DSCC-VA and have agreed to this drawing.
- 6.6.2 <u>Approved sources of supply for device class M.</u> Approved sources of supply for class M are listed in MIL-HDBK-103. The vendors listed in MIL-HDBK-103 have agreed to this drawing and a certificate of compliance (see 3.6 herein) has been submitted to and accepted by DSCC-VA.

STANDARD
MICROCIRCUIT DRAWING
DEFENSE SUPPLY CENTER COLUMBUS
COLUMBUS, OHIO 43216-5000

SIZE A		5962-91723
	REVISION LEVEL B	SHEET 21

STANDARD MICROCIRCUIT DRAWING BULLETIN

DATE: 03-03-07

Approved sources of supply for SMD 5962-91723 are listed below for immediate acquisition information only and shall be added to MIL-HDBK-103 and QML-38535 during the next revision. MIL-HDBK-103 and QML-38535 will be revised to include the addition or deletion of sources. The vendors listed below have agreed to this drawing and a certificate of compliance has been submitted to and accepted by DSCC-VA. This bulletin is superseded by the next dated revision of MIL-HDBK-103 and QML-38535.

Standard microcircuit drawing PIN <u>1</u> /	Vendor CAGE number	Vendor similar PIN <u>2</u> /
5962-9172301MEA	27014	54ACT163DMQB
5962-9172301MFA	27014	54ACT163FMQB
5962-9172301M2A	27014	54ACT163LMQB
5962R9172301MEA	27014	54ACT163DMQB-RH
5962R9172301MFA	27014	54ACT163FMQB-RH
5962R9172301M2A	27014	54ACT163LMQB-RH
5962R9172301VEA	27014	54ACT163JRQMLV
5962R9172301VFA	27014	54ACT163WRQMLV
5962R9172301V2A	27014	54ACT163ERQMLV
5962-9172302QXA	F8859	54ACT163K02Q
5962-9172302QXC	F8859	54ACT163K01Q
5962-9172302VXA	F8859	54ACT163K02V
5962-9172302VXC	F8859	54ACT163K01V

- 1/ The lead finish shown for each PIN representing a hermetic package is the most readily available from the manufacturer listed for that part. If the desired lead finish is not listed contact the Vendor to determine its availability.
- <u>2</u>/ <u>Caution</u>. Do not use this number for item acquisition. Items acquired to this number may not satisfy the performance requirements of this drawing.

 Vendor CAGE
 Vendor name

 number
 and address

27014 National Semiconductor

2900 Semiconductor Drive

P.O. Box 58090

Santa Clara, CA 95052-8090

F8859 ST Microelectronics

3 rue de Suisse

BP4199

35041 RENNES cedex2 - France

The information contained herein is disseminated for convenience only and the Government assumes no liability whatsoever for any inaccuracies in the information bulletin.