


SCPS130F - AUGUST 2005 - REVISED JANUARY 2011

# REMOTE 16-BIT I<sup>2</sup>C AND SMBus LOW-POWER I/O EXPANDER WITH INTERRUPT OUTPUT, RESET, AND CONFIGURATION REGISTERS


Check for Samples: PCA9539

# FEATURES

- Low Standby-Current Consumption of 1  $\mu\text{A}$  Max
- I<sup>2</sup>C to Parallel Port Expander
- Open-Drain Active-Low Interrupt Output
- Active-Low Reset Input
- 5-V Tolerant I/O Ports
- Compatible With Most Microcontrollers
- 400-kHz Fast I<sup>2</sup>C Bus
- Polarity Inversion Register



- Address by Two Hardware Address Pins for Use of up to Four Devices
- Latched Outputs With High-Current Drive Capability for Directly Driving LEDs
- Latch-Up Performance Exceeds 100 mA Per JESD 78, Class II
- ESD Protection Exceeds JESD 22
  - 2000-V Human-Body Model (A114-A)
  - 1000-V Charged-Device Model (C101)



# **DESCRIPTION/ORDERING INFORMATION**

This 16-bit I/O expander for the two-line bidirectional bus ( $I^2C$ ) is designed for 2.3-V to 5.5-V V<sub>CC</sub> operation. It provides general-purpose remote I/O expansion for most microcontroller families via the  $I^2C$  interface [serial clock (SCL), serial data (SDA)].

The PCA9539 consists of two 8-bit Configuration (input or output selection), Input Port, Output Port, and Polarity Inversion (active-high or active-low operation) registers. At power-on, the I/Os are configured as inputs. The system master can enable the I/Os as either inputs or outputs by writing to the I/O configuration bits. The data for each input or output is kept in the corresponding Input or output register. The polarity of the Input Port register can be inverted with the Polarity Inversion register. All registers can be read by the system master.

The system master can reset the PCA9539 in the event of a time-out or other improper operation by asserting a low in the RESET input. The power-on reset puts the registers in their default state and initializes the I<sup>2</sup>C/SMBus state machine. Asserting RESET causes the same reset/initialization to occur without depowering the part.

The PCA9539 open-drain interrupt (INT) output is activated when any input state differs from its corresponding Input Port register state and is used to indicate to the system master that an input state has changed.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

SCPS130F-AUGUST 2005-REVISED JANUARY 2011

# **DESCRIPTION/ORDERING INFORMATION (CONTINUED)**

INT can be connected to the interrupt input of a microcontroller. By sending an interrupt signal on this line, the remote I/O can inform the microcontroller if there is incoming data on its ports without having to communicate via the I<sup>2</sup>C bus. Thus, the PCA9539 can remain a simple slave device.

The device outputs (latched) have high-current drive capability for directly driving LEDs. The device has low current consumption.

The PCA9539 is identical to the PCA9555, except for the removal of the internal I/O pullup resistor, which greatly reduces power consumption when the I/Os are held low, replacement of A2 with RESET, and a different address range.

Two hardware pins (A0 and A1) are used to program and vary the fixed  $I^2C$  address and allow up to four devices to share the same  $I^2C$  bus or SMBus.

T <sub>A</sub>	PA	CKAGE <sup>(1) (2)</sup>	ORDERABLE PART NUMBER	TOP-SIDE MARKING				
	SSOP – DB	Reel of 2000	PCA9539DBR	DCA0520				
	330P - DB	Tube of 60	PCA9539DB	PCA9539				
–40°C to 85°C	QSOP – DBQ	Reel of 2500	PCA9539DBQR	PD9539				
	TVSOP – DGV	Reel of 2000	PCA9539DGVR	PD9539				
	SOIC - DW	Tube of 25	PCA9539DW	DCA0520				
	50IC - DW	Reel of 2000	PCA9539DWR					
		Tube of 60	PCA9539PW					
	TSSOP – PW	SSOP – PW Reel of 2000 PCA9539PWR		PD9539				
		Reel of 250	PCA9539PWT					
	QFN – RGE	Reel of 3000	PCA9539RGER	PD9539				

# ORDERING INFORMATION

(1) Package drawings, thermal data, and symbolization are available at www.ti.com/packaging.


(2) For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI website at www.ti.com.



#### SCPS130F - AUGUST 2005 - REVISED JANUARY 2011

## TERMINAL FUNCTIONS

NO.					
SOIC (DW), SSOP (DB), QSOP (DBQ), TSSOP (PW), AND TVSOP (DGV)	QFN (RGE)	NAME	DESCRIPTION		
1	22	INT	Interrupt output. Connect to $V_{CC}$ through a pullup resistor.		
2	23	A1	Address input. Connect directly to $V_{CC}$ or ground.		
3	24	RESET	Active-low reset input. Connect to $V_{CC}$ through a pullup resistor if no active connection is used.		
4	1	P00	P-port input/output. Push-pull design structure.		
5	2	P01	P-port input/output. Push-pull design structure.		
6	3	P02	P-port input/output. Push-pull design structure.		
7	4	P03	P-port input/output. Push-pull design structure.		
8	5	P04	P-port input/output. Push-pull design structure.		
9	6	P05	P-port input/output. Push-pull design structure.		
10	7	P06	P-port input/output. Push-pull design structure.		
11	8	P07	P-port input/output. Push-pull design structure.		
12	9	GND	Ground		
13	10	P10	P-port input/output. Push-pull design structure.		
14	11	P11	P-port input/output. Push-pull design structure.		
15	12	P12	P-port input/output. Push-pull design structure.		
16	13	P13	P-port input/output. Push-pull design structure.		
17	14	P14	P-port input/output. Push-pull design structure.		
18	15	P15	P-port input/output. Push-pull design structure.		
19	16	P16	P-port input/output. Push-pull design structure.		
20	17	P17	P-port input/output. Push-pull design structure.		
21	18	A0	Address input. Connect directly to $V_{CC}$ or ground.		
22	19	SCL	Serial clock bus. Connect to $V_{CC}$ through a pullup resistor.		
23	20	SDA	Serial data bus. Connect to $V_{CC}$ through a pullup resistor.		
24	21	V <sub>CC</sub>	Supply voltage		



# LOGIC DIAGRAM (POSITIVE LOGIC)

A. Pin numbers shown are for DB, DBQ, DGV, DW, and PW packages.


B. All I/Os are set to inputs at reset.

4

www.ti.com



SCPS130F-AUGUST 2005-REVISED JANUARY 2011



# SIMPLIFIED SCHEMATIC OF P-PORT I/Os

(1) At power-on reset, all registers return to default values.

# I/O Port

When an I/O is configured as an input, FETs Q1 and Q2 are off, which creates a high-impedance input. The input voltage may be raised above  $V_{CC}$  to a maximum of 5.5 V.

If the I/O is configured as an output, Q1 or Q2 is enabled, depending on the state of the Output Port register. In this case, there are low-impedance paths between the I/O pin and either  $V_{CC}$  or GND. The external voltage applied to this I/O pin should not exceed the recommended levels for proper operation.



## I<sup>2</sup>C Interface

The bidirectional I<sup>2</sup>C bus consists of the serial clock (SCL) and serial data (SDA) lines. Both lines must be connected to a positive supply via a pullup resistor when connected to the output stages of a device. Data transfer may be initiated only when the bus is not busy.

I<sup>2</sup>C communication with this device is initiated by a master sending a Start condition, a high-to-low transition on the SDA input/output while the SCL input is high (see Figure 1). After the Start condition, the device address byte is sent, MSB first, including the data direction bit (R/W). This device does not respond to the general call address.

After receiving the valid address byte, this device responds with an ACK, a low on the SDA input/output during the high of the ACK-related clock pulse. The address inputs (A0 and A1) of the slave device must not be changed between the Start and Stop conditions.

On the I<sup>2</sup>C bus, only one data bit is transferred during each clock pulse. The data on the SDA line must remain stable during the high pulse of the clock period, as changes in the data line at this time are interpreted as control commands (Start or Stop) (see Figure 2).

A Stop condition, a low-to-high transition on the SDA input/output while the SCL input is high, is sent by the master (see Figure 1).

Any number of data bytes can be transferred from the transmitter to the receiver between the Start and the Stop conditions. Each byte of eight bits is followed by one ACK bit. The transmitter must release the SDA line before the receiver can send an ACK bit. The device that acknowledges must pull down the SDA line during the ACK clock pulse so that the SDA line is stable low during the high pulse of the ACK-related clock period (see Figure 3). When a slave receiver is addressed, it must generate an ACK after each byte is received. Similarly, the master must generate an ACK after each byte that it receives from the slave transmitter. Setup and hold times must be met to ensure proper operation.

A master receiver signals an end of data to the slave transmitter by not generating an acknowledge (NACK) after the last byte has been clocked out of the slave. This is done by the master receiver by holding the SDA line high. In this event, the transmitter must release the data line to enable the master to generate a Stop condition.





Figure 1. Definition of Start and Stop Conditions





SCPS130F-AUGUST 2005-REVISED JANUARY 2011





Figure 3.	Acknowledgment on I <sup>2</sup> C Bus
-----------	--

#### **Table 1. Interface Definition**

DVTE	BIT									
BYTE	7 (MSB)	6	5	4	3	2	1	0 (LSB)		
I <sup>2</sup> C slave address	н	н	н	L	Н	A1	A0	R/W		
P0x I/O data bus	P07	P06	P05	P04	P03	P02	P01	P00		
P1x I/O data bus	P17	P16	P15	P14	P13	P12	P11	P10		

### **Device Address**

Figure 4 shows the address byte of the PCA9539.



Fixed Programmable

Figure 4. PCA9539 Address

Table 2. Address Referenc
---------------------------

INPUTS		I <sup>2</sup> C BUS SLAVE ADDRESS				
A1	A0	I C BUS SLAVE ADDRESS				
L	L	116 (decimal), 74 (hexadecimal)				
L	н	117 (decimal), 75 (hexadecimal)				
Н	L	118 (decimal), 76 (hexadecimal)				
Н	Н	119 (decimal), 77 (hexadecimal)				

The last bit of the slave address defines the operation (read or write) to be performed. A high (1) selects a read operation, while a low (0) selects a write operation.

## **Control Register and Command Byte**

Following the successful acknowledgment of the address byte, the bus master sends a command byte that is stored in the control register in the PCA9539. Three bits of this data byte state the operation (read or write) and the internal register (input, output, Polarity Inversion or Configuration) that will be affected. This register can be written or read through the I<sup>2</sup>C bus. The command byte is sent only during a write transmission.

Once a command byte has been sent, the register that was addressed continues to be accessed by reads until a new command byte has been sent.

0 0 0 0	0 B2	B1 B0
---------	------	-------

Figure 5. Control Register Bits

Table J. Command Dyle	Table	<del>)</del> 3.	Command	Byte
-----------------------	-------	-----------------	---------	------

CONTR	CONTROL REGISTER BITS		CONTROL REGISTER BITS COMMAND		DEOLOTED	PROTOCOL	POWER-UP	
B2	B1	B0	BYTE (HEX)	REGISTER	PROTOCOL	DEFAULT		
0	0	0	0x00	Input Port 0	Read byte	XXXX XXXX		
0	0	1	0x01	Input Port 1	Read byte	XXXX XXXX		
0	1	0	0x02	Output Port 0	Read/write byte	1111 1111		
0	1	1	0x03	Output Port 1	Read/write byte	1111 1111		
1	0	0	0x04	Polarity Inversion Port 0	Read/write byte	0000 0000		
1	0	1	0x05	Polarity Inversion Port 1	Read/write byte	0000 0000		
1	1	0	0x06	Configuration Port 0	Read/write byte	1111 1111		
1	1	1	0x07	Configuration Port 1	Read/write byte	1111 1111		



PCA9539

www.ti.com

#### **Register Descriptions**

The Input Port registers (registers 0 and 1) reflect the incoming logic levels of the pins, regardless of whether the pin is defined as an input or an output by the Configuration register. It only acts on read operation. Writes to these registers have no effect. The default value, X, is determined by the externally applied logic level.

Before a read operation, a write transmission is sent with the command byte to indicate to the I<sup>2</sup>C device that the Input Port register will be accessed next.

Bit	10.7	10.6	10.5	10.4	10.3	10.2	10.1	10.0
Default	Х	Х	Х	Х	Х	Х	Х	Х
Bit	l1.7	I1.6	l1.5	l1.4	l1.3	l1.2	l1.1	l1.0
Default	Х	Х	Х	Х	Х	Х	Х	Х

#### Table 4. Registers 0 and 1 (Input Port Registers)

The Output Port registers (registers 2 and 3) show the outgoing logic levels of the pins defined as outputs by the Configuration register. Bit values in this register have no effect on pins defined as inputs. In turn, reads from this register reflect the value that is in the flip-flop controlling the output selection, not the actual pin value.

Bit	O0.7	O0.6	O0.5	O0.4	O0.3	O0.2	O0.1	O0.0
Default	1	1	1	1	1	1	1	1
Bit	01.7	O1.6	O1.5	01.4	01.3	01.2	01.1	01.0
Default	1	1	1	1	1	1	1	1

### Table 5. Registers 2 and 3 (Output Port Registers)

The Polarity Inversion registers (registers 4 and 5) allow Polarity Inversion of pins defined as inputs by the Configuration register. If a bit in this register is set (written with 1), the corresponding port pin's polarity is inverted. If a bit in this register is cleared (written with a 0), the corresponding port pin's original polarity is retained.

Bit	N0.7	N0.6	N0.5	N0.4	N0.3	N0.2	N0.1	N0.0
Default	0	0	0	0	0	0	0	0
Bit	N1.7	N1.6	N1.5	N1.4	N1.3	N1.2	N1.1	N1.0
Default	0	0	0	0	0	0	0	0

#### Table 6. Registers 4 and 5 (Polarity Inversion Registers)

The Configuration registers (registers 6 and 7) configure the directions of the I/O pins. If a bit in this register is set to 1, the corresponding port pin is enabled as an input with a high-impedance output driver. If a bit in this register is cleared to 0, the corresponding port pin is enabled as an output.

Bit	C0.7	C0.6	C0.5	C0.4	C0.3	C0.2	C0.1	C0.0
Default	1	1	1	1	1	1	1	1
Bit	C1.7	C1.6	C1.5	C1.4	C1.3	C1.2	C1.1	C1.0
Default	1	1	1	1	1	1	1	1

#### Table 7. Registers 6 and 7 (Configuration Registers)

## **Power-On Reset**

When power (from 0 V) is applied to V<sub>CC</sub>, an internal power-on reset holds the PCA9539 in a reset condition until V<sub>CC</sub> has reached V<sub>POR</sub>. At that point, the reset condition is released and the PCA9539 registers and I<sup>2</sup>C/SMBus state machine initialize to their default states. After that, V<sub>CC</sub> must be lowered to below 0.2 V and then back up to the operating voltage for a power-reset cycle.



# **RESET** Input

A reset can be accomplished by holding the RESET pin low for a minimum of  $t_W$ . The PCA9539 registers and I<sup>2</sup>C/SMBus state machine are held in their default states until RESET is once again high. This input requires a pullup resistor to V<sub>CC</sub>, if no active connection is used.

# Interrupt (INT) Output

An interrupt is generated by any rising or falling edge of the port inputs in the input mode. After time,  $t_{iv}$ , the signal INT is valid. Resetting the interrupt circuit is achieved when data on the port is changed to the original setting, data is read from the port that generated the interrupt. Resetting occurs in the read mode at the acknowledge (ACK) or not acknowledge (NACK) bit after the rising edge of the SCL signal.

Interrupts that occur during the ACK or NACK clock pulse can be lost (or be very short) due to the resetting of the interrupt during this pulse. Each change of the I/Os after resetting is detected and is transmitted as INT. Writing to another device does not affect the interrupt circuit, and a pin configured as an output cannot cause an interrupt. Changing an I/O from an output to an input may cause a false interrupt to occur, if the state of the pin does not match the contents of the Input Port register. Because each 8-pin port is read independently, the interrupt caused by port 0 is not cleared by a read of port 1 or vice versa.

The  $\overline{INT}$  output has an open-drain structure and requires pullup resistor to V<sub>CC</sub>.

## **Bus Transactions**


Data is exchanged between the master and PCA9539 through write and read commands.

#### Writes

Data is transmitted to the PCA9539 by sending the device address and setting the least-significant bit to a logic 0 (see Figure 4 for device address). The command byte is sent after the address and determines which register receives the data that follows the command byte.

The eight registers within the PCA9539 are configured to operate as four register pairs. The four pairs are Input Ports, Output Ports, Polarity Inversion ports, and Configuration ports. After sending data to one register, the next data byte is sent to the other register in the pair (see Figure 6 and Figure 7). For example, if the first byte is sent to Output Port 1 (register 3), the next byte is stored in Output Port 0 (register 2).

There is no limitation on the number of data bytes sent in one write transmission. In this way, each 8-bit register may be updated independently of the other registers.







SCPS130F - AUGUST 2005 - REVISED JANUARY 2011




Figure 7. Write to Configuration Registers

#### Reads

**EXAS** 

www.ti.com

INSTRUMENTS

The bus master first must send the PCA9539 address with the least-significant bit set to a logic 0 (see Figure 4 for device address). The command byte is sent after the address and determines which register is accessed. After a restart, the device address is sent again, but this time, the least-significant bit is set to a logic 1. Data from the register defined by the command byte then is sent by the PCA9539 (see Figure 8 through Figure 10).

After a restart, the value of the register defined by the command byte matches the register being accessed when the restart occurred. For example, if the command byte references Input Port 1 before the restart, and the restart occurs when Input Port 0 is being read, the stored command byte changes to reference Input Port 0. The original command byte is forgotten. If a subsequent restart occurs, Input Port 0 is read first. Data is clocked into the register on the rising edge of the ACK clock pulse. After the first byte is read, additional bytes may be read, but the data now reflect the information in the other register in the pair. For example, if Input Port 1 is read, the next byte read is Input Port 0.

Data is clocked into the register on the rising edge of the ACK clock pulse. There is no limitation on the number of data bytes received in one read transmission, but when the final byte is received, the bus master must not acknowledge the data.




Figure 8. Read From Register


# PCA9539

## SCPS130F-AUGUST 2005-REVISED JANUARY 2011

Input Port register).

В.

- SCL 11,) SDA S 1 1 1 0 1 3 2 0 A1 A0 1 Α 5 3 2 0 5 4 1 Α 7 6 3 2 0 Α 7 6 5 3 2 0 R/W Acknowledge Acknowledge Acknowledge dge From Master No Acknowledge From Master From Slave From Maste From Maste Read From Port 0 Data Into Port 0 Read From Port 1 Data Into Port 1 INT
  - A. Transfer of data can be stopped at any time by a Stop condition. When this occurs, data present at the latest acknowledge phase is valid (output mode). It is assumed that the command byte previously has been set to 00 (Read Input Port register).
  - B. This figure eliminates the command byte transfer, a restart, and slave address call between the initial slave address call and actual data transfer from the P port (see Figure 8 for these details).



acknowledge phase is valid (output mode). It is assumed that the command byte previously has been set to 00 (Read

This figure eliminates the command byte transfer, a restart, and slave address call between the initial slave address

Figure 10. Read Input Port Register, Scenario 2

call and actual data transfer from the P port (see Figure 8 for these details).

#### Figure 9. Read Input Port Register, Scenario 1



www.ti.com

# ABSOLUTE MAXIMUM RATINGS<sup>(1)</sup>

over operating free-air temperature range (unless otherwise noted)

		·	MIN	MAX	UNIT	
V <sub>CC</sub>	Supply voltage range	-0.5	6	V		
VI	Input voltage range <sup>(2)</sup>		-0.5	6	V	
Vo	Output voltage range <sup>(2)</sup>		-0.5	6	V	
I <sub>IK</sub>	Input clamp current	V <sub>1</sub> < 0		-20	mA	
I <sub>OK</sub>	Output clamp current	V <sub>0</sub> < 0		-20	mA	
I <sub>IOK</sub>	Input/output clamp current	$V_{O} < 0 \text{ or } V_{O} > V_{CC}$		±20	mA	
I <sub>OL</sub>	Continuous output low current	$V_{O} = 0$ to $V_{CC}$		50	mA	
I <sub>OH</sub>	Continuous output high current	$V_{O} = 0$ to $V_{CC}$		-50	mA	
	Continuous current through GND		-250			
I <sub>CC</sub>	Continuous current through V <sub>CC</sub>		160	mA		
		DB package		63		
		DBQ package		61		
0	Declarge thermal impedance junction to free $cir(3)$	DGV package		86	°C/M	
$\theta_{JA}$	Package thermal impedance, junction to free $air^{(3)}$	DW package		46	°C/W	
		PW package		88		
		RGE package		45		
$\theta_{JP}$	Package thermal impedance, junction to pad	RGE package		1.5	°C/W	
T <sub>stg</sub>	Storage temperature range		-65	150	°C	

(1) Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) The input negative-voltage and output voltage ratings may be exceeded if the input and output current ratings are observed.

(3) The package thermal impedance is calculated in accordance with JESD 51-7.

## **RECOMMENDED OPERATING CONDITIONS**

			MIN	MAX	UNIT	
V <sub>CC</sub>	Supply voltage		2.3	5.5	V	
V		SCL, SDA	$0.7 \times V_{CC}$	5.5	V	
VIH	High-level input voltage	A0, A1, RESET, P07–P00, P17–P10	$0.7 \times V_{CC}$	5.5	v	
V	Low lovel input veltage	SCL, SDA	-0.5	$0.3 \times V_{CC}$	V	
VIL	Low-level input voltage	A0, A1, RESET, P07–P00, P17–P10	-0.5	$0.3 \times V_{CC}$	v	
I <sub>OH</sub>	High-level output current	P07–P00, P17–P10		-10	mA	
I <sub>OL</sub>	Low-level output current	P07–P00, P17–P00		25	mA	
T <sub>A</sub>	Operating free-air temperature		-40	85	°C	



# **ELECTRICAL CHARACTERISTICS**

over recommended operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	V <sub>cc</sub>	MIN	TYP <sup>(1)</sup>	MAX	UNIT	
V <sub>IK</sub>	Input diode clamp voltage	$I_I = -18 \text{ mA}$	2.3 V to 5.5 V	-1.2			V	
V <sub>POR</sub>	Power-on reset voltage	$V_{I} = V_{CC}$ or GND, $I_{O} = 0$	V <sub>POR</sub>		1.5	1.65	V	
			2.3 V	1.8				
		$I_{OH} = -8 \text{ mA}$	3 V	2.6				
	P-port high-level output voltage <sup>(2)</sup>		4.75 V	4.1			V	
V <sub>OH</sub>	P-port high-level output voltage		2.3 V	1.7			V	
		$I_{OH} = -10 \text{ mA}$	3 V	2.5				
			4.75 V	4				
	SDA	V <sub>OL</sub> = 0.4 V		3				
	P port <sup>(3)</sup>	V <sub>OL</sub> = 0.5 V		8	20		mA	
I <sub>OL</sub>	Ρροπ	V <sub>OL</sub> = 0.7 V	2.3 V to 5.5 V	10	24			
	INT	V <sub>OL</sub> = 0.4 V		3				
	SCL, SDA		2.3 V to 5.5 V			±1		
II.	A0, A1, RESET	$V_{I} = V_{CC}$ or GND	2.3 V 10 5.5 V			±1	μA	
I <sub>IH</sub>	P port	$V_{I} = V_{CC}$	2.3 V to 5.5 V			1	μA	
I <sub>IL</sub>	P port	V <sub>I</sub> = GND	2.3 V to 5.5 V			-1	μA	
			5.5 V		100	200		
	Operating mode	$V_I = V_{CC}$ or GND, $I_O = 0$ , I/O = inputs, $f_{SCI} = 400$ kHz	3.6 V		30	75		
			2.7 V		20	50		
I <sub>CC</sub>			5.5 V		0.5	1	μA	
	Standby mode	$V_1 = GND, I_0 = 0, I/O = inputs, f_{SCL} = 0 \text{ kHz}$	$O_{\rm KHZ}$ Bind the second s		0.4	0.9		
			2.7 V		0.25	0.8		
∆l <sub>CC</sub>	Additional current in standby mode	One input at $V_{CC} - 0.6 V$ , Other inputs at $V_{CC}$ or GND	2.3 V to 5.5 V			200	μΑ	
Ci	SCL	$V_{I} = V_{CC} \text{ or } GND$	2.3 V to 5.5 V		3	7	pF	
~	SDA				3	7	- <b>F</b>	
Cio	P port	$V_{IO} = V_{CC}$ or GND	2.3 V to 5.5 V		3.7	9.5	pF	

(1)

All typical values are at nominal supply voltage (2.5-V, 3.3-V, or 5-V V<sub>CC</sub>) and  $T_A = 25^{\circ}C$ . Each I/O must be externally limited to a maximum of 25 mA, and each octal (P07–P00 and P17–P10) must be limited to a maximum (2) current of 100 mA, for a device total of 200 mA.

The total current sourced by all I/Os must be limited to 160 mA (80 mA for P07-P00 and 80 mA for P17-P10). (3)

Texas Instruments

www.ti.com

SCPS130F - AUGUST 2005 - REVISED JANUARY 2011

# I<sup>2</sup>C INTERFACE TIMING REQUIREMENTS

over recommended operating free-air temperature range (unless otherwise noted) (see Figure 11)

			MIN	MAX	UNIT			
f <sub>scl</sub>	I <sup>2</sup> C clock frequency		0	400	kHz			
t <sub>sch</sub>	I <sup>2</sup> C clock high time		0.6		μs			
t <sub>scl</sub>	I <sup>2</sup> C clock low time		1.3		μs			
t <sub>sp</sub>	I <sup>2</sup> C spike time			50	ns			
t <sub>sds</sub>	I <sup>2</sup> C serial-data setup time		100		ns			
t <sub>sdh</sub>	I <sup>2</sup> C serial-data hold time		0		ns			
t <sub>icr</sub>	I <sup>2</sup> C input rise time		20 + 0.1C <sub>b</sub> <sup>(1)</sup>	300	ns			
t <sub>icf</sub>	I <sup>2</sup> C input fall time		20 + 0.1C <sub>b</sub> <sup>(1)</sup>	300	ns			
t <sub>ocf</sub>	I <sup>2</sup> C output fall time	10-pF to 400-pF bus	20 + 0.1C <sub>b</sub> <sup>(1)</sup>	300	ns			
t <sub>buf</sub>	I <sup>2</sup> C bus free time between Stop and	Start	1.3		μs			
t <sub>sts</sub>	I <sup>2</sup> C Start or repeated Start condition	setup	0.6		μs			
t <sub>sth</sub>	I <sup>2</sup> C Start or repeated Start condition	hold	0.6		μs			
t <sub>sps</sub>	I <sup>2</sup> C Stop condition setup	I <sup>2</sup> C Stop condition setup						
t <sub>vd(data)</sub>	Valid-data time	SCL low to SDA output valid	50		ns			
t <sub>vd(ack)</sub>	Valid-data time of ACK condition	ACK signal from SCL low to SDA (out) low	0.1	0.9	μs			
C <sub>b</sub>	I <sup>2</sup> C bus capacitive load	I <sup>2</sup> C bus capacitive load						

(1)  $C_b$  = total capacitance of one bus line in pF

# **RESET TIMING REQUIREMENTS**

over recommended operating free-air temperature range (unless otherwise noted) (see Figure 14)

		MIN MAX	UNIT
t <sub>W</sub>	Reset pulse duration	6	ns
t <sub>REC</sub>	Reset recovery time	0	ns
t <sub>RESET</sub>	Time to reset	400	ns


# SWITCHING CHARACTERISTICS

over recommended operating free-air temperature range,  $C_{L} \le 100 \text{ pF}$  (unless otherwise noted) (see Figure 12 and Figure 13)

	PARAMETER	FROM (INPUT)	TO (OUTPUT)	MIN MAX	UNIT
t <sub>iv</sub>	Interrupt valid time	P port	INT	4	μs
t <sub>ir</sub>	Interrupt reset delay time	SCL	INT	4	μs
t <sub>pv</sub>	Output data valid	SCL	P port	200	ns
t <sub>ps</sub>	Input data setup time	P port	SCL	150	ns
t <sub>ph</sub>	Input data hold time	P port	SCL	1	μs

Texas INSTRUMENTS

www.ti.com



Copyright © 2005–2011, Texas Instruments Incorporated


TEXAS INSTRUMENTS

SCPS130F - AUGUST 2005 - REVISED JANUARY 2011

T<sub>A</sub> – Free-Air Temperature – °C

#### www.ti.com

## **TYPICAL CHARACTERISTICS (continued)**




T<sub>A</sub> – Free-Air Temperature – °C


SCPS130F-AUGUST 2005-REVISED JANUARY 2011

www.ti.com

# PARAMETER MEASUREMENT INFORMATION



#### SDA LOAD CONFIGURATION



BYTE	DESCRIPTION
1	I <sup>2</sup> C address
2, 3	P-port data


- A. C<sub>L</sub> includes probe and jig capacitance.
- B. All inputs are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz,  $Z_0 = 50 \Omega$ ,  $t_r/t_f \leq$  30 ns.
- C. All parameters and waveforms are not applicable to all devices.

## Figure 11. I<sup>2</sup>C Interface Load Circuit and Voltage Waveforms



PCA9539







- A. C<sub>L</sub> includes probe and jig capacitance.
- B. All inputs are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz, Z<sub>0</sub> = 50  $\Omega$ , t<sub>r</sub>/t<sub>f</sub>  $\leq$  30 ns.
- C. All parameters and waveforms are not applicable to all devices.

### Figure 12. Interrupt Load Circuit and Voltage Waveforms







### READ MODE (R/W = 1)


- A. C<sub>L</sub> includes probe and jig capacitance.
- B.  $t_{pv}$  is measured from 0.7 × V<sub>CC</sub> on SCL to 50% I/O (Pn) output.
- C. All inputs are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz,  $Z_0 = 50 \Omega$ ,  $t_r/t_f \leq$  30 ns.
- D. The outputs are measured one at a time, with one transition per measurement.
- Ε. All parameters and waveforms are not applicable to all devices.

## Figure 13. P-Port Load Circuit and Voltage Waveforms

 $\textbf{0.3}\times V_{\textbf{CC}}$ 



# PARAMETER MEASUREMENT INFORMATION (continued)



- A.  $C_L$  includes probe and jig capacitance.
- B. All inputs are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz, Z<sub>0</sub> = 50  $\Omega$ , t<sub>r</sub>/t<sub>f</sub>  $\leq$  30 ns.
- C. The outputs are measured one at a time, with one transition per measurement.
- D. I/Os are configured as inputs.
- E. All parameters and waveforms are not applicable to all devices.


### Figure 14. Reset Load Circuits and Voltage Waveforms

SCPS130F-AUGUST 2005-REVISED JANUARY 2011

www.ti.com


# **APPLICATION INFORMATION**

Figure 15 shows an application in which the PCA9539 can be used.



- A. Device address is configured as 1110100 for this example.
- B. P00, P02, and P03 are configured as outputs.
- C. P01 and P04 to P17 are configured as inputs.

D. Pin numbers shown are for DB, DBQ, DGV, DW, and PW packages.





PCA9539

www.ti.com

## Minimizing I<sub>cc</sub> When I/O Is Used to Control LED

When an I/O is used to control an LED, normally it is connected to V<sub>CC</sub> through a resistor (see Figure 15). Because the LED acts as a diode, when the LED is off, the I/O V<sub>IN</sub> is about 1.2 V less than V<sub>CC</sub>. The  $\Delta I_{CC}$  parameter in Electrical Characteristics shows how I<sub>CC</sub> increases as V<sub>IN</sub> becomes lower than V<sub>CC</sub>. For battery-powered applications, it is essential that the voltage of I/O pins is greater than or equal to V<sub>CC</sub>, when the LED is off, to minimize current consumption.

Figure 16 shows a high-value resistor in parallel with the LED. Figure 17 shows  $V_{CC}$  less than the LED supply voltage by at least 1.2 V. Both of these methods maintain the I/O  $V_{CC}$  at or above  $V_{CC}$  and prevent additional supply-current consumption when the LED is off.




Figure 16. High-Value Resistor in Parallel With LED






Figure 17. Device Supplied by Lower Voltage

## **Power-On Reset Requirements**

In the event of a glitch or data corruption, PCA9539 can be reset to its default conditions by using the power-on reset feature. Power-on reset requires that the device go through a power cycle to be completely reset. This reset also happens when the device is powered on for the first time in an application.

The two types of power-on reset are shown in Figure 18 and Figure 19.










Figure 19.  $V_{CC}$  is Lowered Below the POR Threshold, Then Ramped Back Up to  $V_{CC}$ 


Table 8 specifies the performance of the power-on reset feature for PCA9539 for both types of power-on reset.

Table 8. REC	COMMENDED SUPPL	Y SEQUENCING AN	ID RAMP RATES <sup>(1)</sup>
--------------	-----------------	-----------------	------------------------------

	MIN	TYP	MAX	UNIT		
V <sub>CC_FT</sub>	Fall rate	See Figure 18	1		100	ms
V <sub>CC_RT</sub>	Rise rate	See Figure 18	0.01		100	ms
V <sub>CC_TRR_GND</sub>	Time to re-ramp (when V <sub>CC</sub> drops to GND)	See Figure 18	0.001			ms
V <sub>CC_TRR_POR50</sub>	Time to re-ramp (when $V_{CC}$ drops to $V_{POR\_MIN} - 50$ mV)	See Figure 19	0.001			ms
V <sub>CC_GH</sub>	Level that $V_{CCP}$ can glitch down to, but not cause a functional disruption when $V_{CCX\_GW}$ = 1 $\mu s$	See Figure 20			1.2	V
V <sub>CC_GW</sub>	Glitch width that will not cause a functional disruption when $V_{CCX\_GH} = 0.5 \times V_{CCx}$	See Figure 20				μS
V <sub>PORF</sub>	Voltage trip point of POR on falling V <sub>CC</sub>		0.767		1.144	V
V <sub>PORR</sub>	Voltage trip point of POR on rising V <sub>CC</sub>		1.033		1.428	V

(1)  $T_A = -40^{\circ}C$  to 85°C (unless otherwise noted)

Glitches in the power supply can also affect the power-on reset performance of this device. The glitch width  $(V_{CC\_GW})$  and height  $(V_{CC\_GH})$  are dependent on each other. The bypass capacitance, source impedance, and device impedance are factors that affect power-on reset performance. Figure 20 and Table 8 provide more information on how to measure these specifications.




## Figure 20. Glitch Width and Glitch Height

 $V_{POR}$  is critical to the power-on reset.  $V_{POR}$  is the voltage level at which the reset condition is released and all the registers and the I<sup>2</sup>C/SMBus state machine are initialized to their default states. The value of  $V_{POR}$  differs based on the V<sub>CC</sub> being lowered to or from 0. Figure 21 and Table 8 provide more details on this specification.





SCPS130F-AUGUST 2005-REVISED JANUARY 2011



### **Interrupt Requirements**

The expected performance of the interrupt feature is that  $\overline{INT}$  is to be cleared (de-asserted) when the input register is read or all inputs return to the last read values. INT is also de-asserted when both of the following occur:

- The last I<sup>2</sup>C command byte (register pointer) written was 00h. This generally means the last operation with the device was a read of the input register, but the command byte may have been written with 00h without ever going on to read the Input register.
- Any other slave device on the I<sup>2</sup>C bus acknowledges an address byte with the R/W bit set high. This occurs when reading any other valid device on the bus.

In order to prevent  $\overline{INT}$  from de-asserting when another device is read on the I<sup>2</sup>C bus, the user needs to change the command byte to something other than 00 (hex) after a read operation to the device.

## **RESET** Requirements

For proper operation of the RESET feature, it is essential that the RESET pin is at the same or lower voltage than the V<sub>CC</sub> pin. If RESET is at a higher voltage than V<sub>CC</sub>, current drains from the RESET pin into V<sub>CC</sub> and pulls V<sub>CC</sub> above its voltage level.

SCPS130F-AUGUST 2005-REVISED JANUARY 2011

# 26 Submit Documentation Feedback

# **REVISION HISTORY**

Cł	nanges from Revision E (May 2008) to Revision F P	age	3
•	Changed reel quantity to 2000 from 1200 for the PCA9539PWR part	2	2

www.ti.com

Copyright © 2005–2011, Texas Instruments Incorporated



17-May-2014

# PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
PCA9539DB	(1) ACTIVE	SSOP	DB	24	60	(2) Green (RoHS & no Sb/Br)	(6) CU NIPDAU	(3) Level-1-260C-UNLIM	-40 to 85	(4/5) PD9539	Samples
PCA9539DBG4	ACTIVE	SSOP	DB	24		TBD	Call TI	Call TI	-40 to 85		Samples
PCA9539DBQR	ACTIVE	SSOP	DBQ	24	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	PCA9539	Samples
PCA9539DBQRG4	ACTIVE	SSOP	DBQ	24		TBD	Call TI	Call TI	-40 to 85		Samples
PCA9539DBR	ACTIVE	SSOP	DB	24	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	PD9539	Samples
PCA9539DBRG4	ACTIVE	SSOP	DB	24		TBD	Call TI	Call TI	-40 to 85		Samples
PCA9539DGVR	ACTIVE	TVSOP	DGV	24	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	PD9539	Samples
PCA9539DGVRG4	ACTIVE	TVSOP	DGV	24		TBD	Call TI	Call TI	-40 to 85		Samples
PCA9539DW	ACTIVE	SOIC	DW	24	25	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	PCA9539	Samples
PCA9539DWG4	ACTIVE	SOIC	DW	24	25	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	PCA9539	Samples
PCA9539DWR	ACTIVE	SOIC	DW	24	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	PCA9539	Samples
PCA9539DWRG4	ACTIVE	SOIC	DW	24		TBD	Call TI	Call TI	-40 to 85		Samples
PCA9539PW	NRND	TSSOP	PW	24	60	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	PD9539	
PCA9539PWE4	NRND	TSSOP	PW	24	60	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	PD9539	
PCA9539PWG4	NRND	TSSOP	PW	24	60	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	PD9539	
PCA9539PWR	NRND	TSSOP	PW	24	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	PD9539	
PCA9539PWRE4	NRND	TSSOP	PW	24	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	PD9539	
PCA9539PWRG4	NRND	TSSOP	PW	24	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	PD9539	



17-May-2014

Orderable Device	Status	Package Type	•	Pins	•	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	(6)	(3)		(4/5)	
PCA9539RGER	ACTIVE	VQFN	RGE	24	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	PD9539	Samples
PCA9539RGERG4	ACTIVE	VQFN	RGE	24		TBD	Call TI	Call TI	-40 to 85		Samples

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

**TBD:** The Pb-Free/Green conversion plan has not been defined.

**Pb-Free (RoHS):** TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

**Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

<sup>(3)</sup> MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

<sup>(4)</sup> There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



# PACKAGE OPTION ADDENDUM

17-May-2014


# PACKAGE MATERIALS INFORMATION


www.ti.com

# TAPE AND REEL INFORMATION

### REEL DIMENSIONS

Texas Instruments





TAPE AND REEL INFORMATION

#### TAPE DIMENSIONS



A0	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

*All dimensions are nominal												
Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
PCA9539DBQR	SSOP	DBQ	24	2500	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1
PCA9539DBR	SSOP	DB	24	2000	330.0	16.4	8.2	8.8	2.5	12.0	16.0	Q1
PCA9539DGVR	TVSOP	DGV	24	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
PCA9539DWR	SOIC	DW	24	2000	330.0	24.4	10.75	15.7	2.7	12.0	24.0	Q1
PCA9539PWR	TSSOP	PW	24	2000	330.0	16.4	6.95	8.3	1.6	8.0	16.0	Q1
PCA9539RGER	VQFN	RGE	24	3000	330.0	12.4	4.25	4.25	1.15	8.0	12.0	Q2

TEXAS INSTRUMENTS

www.ti.com

# PACKAGE MATERIALS INFORMATION

16-Aug-2012



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
PCA9539DBQR	SSOP	DBQ	24	2500	367.0	367.0	38.0
PCA9539DBR	SSOP	DB	24	2000	367.0	367.0	38.0
PCA9539DGVR	TVSOP	DGV	24	2000	367.0	367.0	35.0
PCA9539DWR	SOIC	DW	24	2000	367.0	367.0	45.0
PCA9539PWR	TSSOP	PW	24	2000	367.0	367.0	38.0
PCA9539RGER	VQFN	RGE	24	3000	367.0	367.0	35.0

DW (R-PDSO-G24)

PLASTIC SMALL OUTLINE



NOTES: A. All linear dimensions are in inches (millimeters). Dimensioning and tolerancing per ASME Y14.5M-1994.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).

D. Falls within JEDEC MS-013 variation AD.



DBQ (R-PDSO-G24)

PLASTIC SMALL-OUTLINE PACKAGE




NOTES: A. All linear dimensions are in inches (millimeters).

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15) per side.

D. Falls within JEDEC MO-137 variation AE.





NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Example stencil design based on a 50% volumetric metal load solder paste. Refer to IPC-7525 for other stencil recommendations.



PW (R-PDSO-G24)

PLASTIC SMALL OUTLINE



NOTES:


A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.
B. This drawing is subject to change without notice.

Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0,15 each side.

Body width does not include interlead flash. Interlead flash shall not exceed 0,25 each side.

E. Falls within JEDEC MO-153





NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate design.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
   E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



# **MECHANICAL DATA**

MSSO002E - JANUARY 1995 - REVISED DECEMBER 2001

# DB (R-PDSO-G\*\*)

PLASTIC SMALL-OUTLINE

28 PINS SHOWN



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.
- D. Falls within JEDEC MO-150



# **MECHANICAL DATA**



NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.

- B. This drawing is subject to change without notice.
- C. Quad Flatpack, No-Leads (QFN) package configuration.
- D. The package thermal pad must be soldered to the board for thermal and mechanical performance.
- E. See the additional figure in the Product Data Sheet for details regarding the exposed thermal pad features and dimensions. F. Falls within JEDEC MO-220.
  - TEXAS INSTRUMENTS www.ti.com

# RGE (S-PVQFN-N24)


# PLASTIC QUAD FLATPACK NO-LEAD

## THERMAL INFORMATION

This package incorporates an exposed thermal pad that is designed to be attached directly to an external heatsink. The thermal pad must be soldered directly to the printed circuit board (PCB). After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For information on the Quad Flatpack No-Lead (QFN) package and its advantages, refer to Application Report, QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271. This document is available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.




#### NOTES: A. All linear dimensions are in millimeters



# RGE (S-PVQFN-N24)

# PLASTIC QUAD FLATPACK NO-LEAD



NOTES:

- A. All linear dimensions are in millimeters.
  - B. This drawing is subject to change without notice.
  - C. Publication IPC-7351 is recommended for alternate designs.
  - D. This package is designed to be soldered to a thermal pad on the board. Refer to Application Note, Quad Flat-Pack Packages, Texas Instruments Literature No. SLUA271, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com <a href="http://www.ti.com">http://www.ti.com</a>.
  - E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
  - F. Customers should contact their board fabrication site for recommended solder mask tolerances and via tenting recommendations for vias placed in the thermal pad.



#### **IMPORTANT NOTICE**

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

Products		Applications	
Audio	www.ti.com/audio	Automotive and Transportation	www.ti.com/automotive
Amplifiers	amplifier.ti.com	Communications and Telecom	www.ti.com/communications
Data Converters	dataconverter.ti.com	Computers and Peripherals	www.ti.com/computers
DLP® Products	www.dlp.com	Consumer Electronics	www.ti.com/consumer-apps
DSP	dsp.ti.com	Energy and Lighting	www.ti.com/energy
Clocks and Timers	www.ti.com/clocks	Industrial	www.ti.com/industrial
Interface	interface.ti.com	Medical	www.ti.com/medical
Logic	logic.ti.com	Security	www.ti.com/security
Power Mgmt	power.ti.com	Space, Avionics and Defense	www.ti.com/space-avionics-defense
Microcontrollers	microcontroller.ti.com	Video and Imaging	www.ti.com/video
RFID	www.ti-rfid.com		
OMAP Applications Processors	www.ti.com/omap	TI E2E Community	e2e.ti.com
Wireless Connectivity	www.ti.com/wirelessconne	ectivity	

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2014, Texas Instruments Incorporated