DM74LS196 Presettable Decade Counter

DM74LS196 Presettable Decade Counter

General Description

The 'LS196 decade ripple counter is partitioned into divide-by-two and divide-by-five sections which can be combined to count either in BCD (8421) sequence or in a bi-quinary mode producing a 50% duty cycle output. Both circuit types have a Master Reset ($\overline{\rm MR}$) input which overrides all other inputs and asynchronously forces all outputs LOW. A Parallel Load input ($\overline{\rm PL}$) overrides clocked operations and asynchronously loads the data on the Parallel Data inputs (Pn) into the flip-flops. This preset feature makes the circuits usable as programmable counters. The circuits can also be used as 4-bit latches, loading data from the Parallel Data inputs when $\overline{\rm PL}$ is LOW and storing the data when $\overline{\rm PL}$ is HIGH. In the counting modes, state changes are initiated by the falling edge of the clock.

Features

- High counting rates—typically 60 MHz
- Choice of counting modes—BCD, bi-quinary, binary
- Asynchronous preset and master reset


Connection Diagram

Dual-in-Line Package PL 1 14 -V_{CC} Q2 2 13 MR P2 3 12 -Q3 P0 4 11 -P3 Q0 5 10 -P1 CP1 6 9 -Q1 GND 7 8 -CP0

See NS Package Number M14A or N14A

TL/F/10179-1
Order Number DM74LS196M or DM74LS196N

Logic Symbol



| Pin Names | Description | | |
|-----------|----------------------------------|--|--|
| CP0 | ÷ 2 Section Clock Input | | |
| | (Active Falling Edge) | | |
| CP1 | ÷5 Section Clock Input | | |
| | (Active Falling Edge) | | |
| MR | Asynchronous Master Reset Input | | |
| | (Active LOW) | | |
| P0-P3 | Parallel Data Inputs | | |
| PL | Asynchronous Parallel Load Input | | |
| | (Active LOW) | | |
| Q0-Q3 | Flip-Flop Outputs | | |

© 1995 National Semiconductor Corporation

TL/F/10179

1

RRD-B30M105/Printed in U. S. A.

Absolute Maximum Ratings (Note)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage

Input Voltage

7V **7V**

Operating Free Air Temperature Range DM74LS

Storage Temperature Range

0°C to +70°C

-65°C to +150°C

Note: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Recommended Operating Conditions

| Symbol | Parameter | DM74LS196 | | | Units |
|--|------------------------------------|-----------|-----|------|---------|
| | | Min | Nom | Max | 1 Onite |
| Vcc | Supply Voltage | 4.75 | 5 | 5.25 | ٧ |
| V _{iH} | High Level Input Voltage | 2 | | | ٧ |
| V _{IL} | Low Level Input Voltage | | | 0.8 | ٧ |
| Іон | High Level Output Current | | | -0.4 | mA |
| loL | Low Level Output Current | | | 8 | mA |
| TA | Free Air Operating Temperature | 0 | | 70 | °C |
| t _s (H) t _s (L) | Setup Time HIGH or LOW Pn to PL | 8 12 | | | ns |
| t _h (H) t _h (L) | Hold Time HIGH or LOW Pn to PL | 0 6 | | | ns |
| t _w (H) | CP0 Pulse Width HIGH | 12 | | | ns |
| t _w (H) | CP1 Pulse Width HIGH | 24 | | | ns |
| t _w (L) | PL Pulse Width LOW | 18 | | | ns |
| t _w (L) | MR Pulse Width LOW | 12 | | | ns |
| t _{rec} | Recovery Time PL to CPn | 16 | | | ns |
| t _{rec} | Recovery Time MR to CPn | 18 | | | ns |

Electrical Characteristics Over recommended operating free air temperature range (unless otherwise noted)

| Symbol | Parameter | Conditions | Min | Typ (Note 1) | Max | Units | |
|-----------------|-----------------------------------|---|-----|-----------------|------|-------|--|
| VI | Input Clamp Voltage | $V_{CC} = Min, I_1 = -18 \text{ mA}$ | | | -1.5 | ٧ | |
| V _{OH} | High Level Output Voltage | V _{CC} = Min, I _{OH} = Max, V _{IL} = Max | 2.7 | 3.4 | | ٧ | |
| VOL | Low Level Output Voltage | $V_{CC} = Min, I_{OL} = Max, V_{IH} = Min$ | | 0.35 | 0.5 | > | |
| | | I _{OL} = 4 mA, V _{CC} = Min | | 0.25 | 0.4 | * | |
| l _l | Input Current @ Max Input Voltage | V _{CC} = Max, V _I = 7V | | | 0.1 | mA | |
| ΉΗ | High Level Input Current | V _{CC} = Max, V _I = 5.5V, CP 1 | | | 40 | μΑ | |
| l _{IL} | Low Level Input Current | V _{CC} = Max, V _I = 0.4V | | | -0.4 | mA | |
| los | Short Circuit Output Current | V _{CC} = Max (Note 2) | -20 | | 100 | mA | |
| lcc | Supply Current | V _{CC} = Max, V _{IN} = GND | | | 20 | mA | |

Note 1: All typicals are at $V_{CC} = 5V$, $T_A = 25$ °C.

Note 2: Not more than one output should be shorted at a time, and the duration should not exceed one second.

Switching Characteristics

 $V_{CC} = +5.0V, T_A = +25^{\circ}C$


| Symbol | Parameter | R _L = 2k C _L = 15 pF | | Units |
|--------------------------------------|--------------------------------|---|----------|-------|
| | | Min | Max | |
| f _{max} | Maximum Count Frequency at CP0 | 45 | | MHz |
| f _{max} | Maximum Count Frequency at CP1 | 22.5 | | MHz |
| t _{PLH} t _{PHL} | Propagation Delay CP0 to Q0 | | 15 15 | ns |
| t _{PLH} t _{PHL} | Propagation Delay CP1 to Q1 | | 15 15 | ns |
| t _{PLH} t _{PHL} | Propagation Delay CP1 to Q2 | | 34 34 | ns |
| t _{PLH} t _{PHL} | Propagation Delay CP1 to Q3 | | 15 21 | ns |
| t _{PLH} t _{PHL} | Propagation Delay Pn to Qn | | 25 35 | ns |
| ^t PLH ^t PHL | Propagation Delay PL to Qn | | 31 37 | ns |
| t _{PHL} | Propagation Delay MR to Qn | | 42 | ns |


Functional Description

The '196 and '197 are asynchronous presettable decade and binary ripple counters. The '196 decade counter is partitioned into divide-by-two and divide-by-five sections while the '197 is partitioned into divide-by-two and divide-by-eight sections, with all sections having a separate Clock input. In the counting modes, state changes are initiated by the HIGH-to-LOW transition of the clock signals. State changes of the Q outputs, however, do not occur simultaneously because of the internal ripple delays. When using external logic to decode the Q outputs, designers should bear in mind that the unequal delays can lead to decoding spikes and thus a decoded signal should not be used as a clock or strobe. The CP0 input serves the Q0 flip-flop in both circuit types while the CP1 input serves the divide-by-five or divideby-eight section. The Q0 output is designed and specified to drive the rated fan-out plus the CP1 input. With the input frequency connected to CP0 and with Q0 driving CP1, the '197 forms a straight forward modulo-16 counter, with Q0 the least significant output and Q3 the most significant output.


The '196 decade counter can be connected up to operate in two different count sequences. With the input frequency connected to $\overline{CP}0$ and with Q0 driving $\overline{CP}1$, the circuit counts in the BCD (8421) sequence. With the input frequency connected to $\overline{CP}1$ and Q3 driving $\overline{CP}0$, Q0 becomes the low frequency output and has a 50% duty cycle waveform. Note that the maximum counting rate is reduced in the latter (bi-quinary) configuration because of the interstage gating delay within the divide-by-five section.

The '196 and '197 have an asynchronous active LOW Master Reset input (\overline{MR}) which overrides all other inputs and forces all outputs LOW. The counters are also asynchronously presettable. A LOW on the Parallel Load input (\overline{PL}) overrides the clock inputs and loads the data from Parallel Data (P0–P3) inputs into the flip-flops. While \overline{PL} Is LOW, the counters act as transparent latches and any change in the Pn inputs will be reflected in the outputs. In order for the intended parallel data to be entered and stored, the recommended setup and hold times with respect to the rising edge of \overline{PL} should be observed.





Physical Dimensions inches (millimeters) (Continued)



14-Lead Molded Dual-In-Line Package (N) Order Number DM74LS196N NS Package Number N14A

LIFE SUPPORT POLICY

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein:

- 1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and whose failure to perform, when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.



National Semiconductor Corporation 1111 West Bardin Road Arlington, TX 76017 Tel: 1(800) 272-959 Fax: 1(800) 737-7018

National Semiconductor Europe

Europe
Fax: (+49) 0-180-530 85 86
Email: cnjwge@tevm2.nsc.com
Deutsch Tel: (+49) 0-180-530 85 85
English Tel: (+49) 0-180-532 78 32
Français Tel: (+49) 0-180-532 93 58
Italiano Tel: (+49) 0-180-534 16 80

National Semiconductor Hong Kong Ltd. 13th Floor, Straight Block, Ocean Centre, 5 Canton Rd. Tsimshatsui, Kowloon Hong Kong Tel: (852) 2737-1600 Fax: (852) 2736-9960

National Semiconducto Japan Ltd. Tel: 81-043-299-2309 Fax: 81-043-299-2408

National does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and National reserves the right at any time without notice to change said circuitry and specifications

6