#### features


- Supply Current of 40 μA (Max)
- Precision 3.3-V Supply Voltage Monitor Other Voltage Options on Request
- Watchdog Timer With 800-ms Time-Out
- Backup-Battery Voltage Can Exceed V<sub>DD</sub>
- Power-On Reset Generator With Fixed 100-ms Reset Delay Time
- Voltage Monitor for Power-Fail or Low-Battery Monitoring
- Manual Switchover to Battery-Backup Mode
- Manual Reset
- Battery Freshness Seal
- 10-Pin MSOP Package
- Temperature Range . . . –40°C to 85°C

# description


The TPS3606-33 supervisory circuit monitors and controls the processor activity. In case of powerfail or brownout conditions, the backup-battery switchover function of the TPS3606-33 allows a low-power processor and its peripherals to run from the installed backup battery without asserting a reset beforehand.

#### typical applications

- Fax Machines
- Set-Top Boxes
- Advanced Voice Mail Systems
- Portable Battery Powered Equipment
- Computer Equipment
- Advanced Modems
- Automotive Systems
- Portable Long-Time Monitoring Equipment
- Point-of-Sale Equipment



## typical operating circuit





Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



# description (continued)

During power on,  $\overline{\text{RESET}}$  is asserted when the supply voltage (V<sub>DD</sub> or V<sub>BAT</sub>) becomes higher than 1.1 V. Thereafter, the supply voltage supervisor monitors V<sub>OUT</sub> and keeps the  $\overline{\text{RESET}}$  output active as long as V<sub>OUT</sub> remains below the threshold voltage (V<sub>IT</sub>). An internal timer delays the return of the output to the inactive state (high) to ensure proper system reset. The delay time starts after V<sub>OUT</sub> has risen above V<sub>IT</sub>. When the supply voltage drops below V<sub>IT</sub>, the output becomes active (low) again.


The TPS3606-33 is available in a 10-pin MSOP package and is characterized for operation over a temperature range of –40°C to 85°C.

#### PACKAGE INFORMATION

TA	DEVICE NAME	MARKING
-40°C to 85°C	TPS3606-33DGSR <sup>†</sup>	AKE

<sup>†</sup> The DGSR passive indicates tape and reel of 2500 parts.

# ordering information application specific versions (see Note)



DEVICE NAME	NOMINAL VOLTAGE, V <sub>NOM</sub>
TPS3606x20 DGS <sup>‡</sup>	2 V
TPS3606x25 DGS <sup>‡</sup>	2.5 V
TPS3606x30 DGS <sup>‡</sup>	3 V
TPS3606x33 DGS	3.3 V
TPS3606x50 DGS <sup>‡</sup>	5 V

<sup>‡</sup> For the application specific versions please contact the local TI sales office for availability and lead-time.

#### **FUNCTION TABLES TPS3606**


V <sub>DD</sub> > V <sub>SW</sub>	V <sub>OUT</sub> > V <sub>IT</sub>	V <sub>DD</sub> > V <sub>BAT</sub>	V <sub>OUT</sub>	RESET
0	0	0	V <sub>BAT</sub>	0
0	0	1	$V_{DD}$	0
0	1	0	$V_{BAT}$	1
0	1	1	$V_{DD}$	1
1	1	0	$V_{DD}$	1
1	1	1	$V_{DD}$	1

PFI > V <sub>PFI</sub>	PFO
0	0
1	1


CONDITION .: VOUT > VDD(min)



# functional schematic



# timing diagram



NOTES: A. MSWITCH = 0,  $\overline{MR} = 1$ 

# **Terminal Functions**

TERMINAL							
NAME	NO.	1/0	DESCRIPTION				
GND	3	I	Ground				
MR	7	I	Manual reset input				
MSWITCH	4	I	Manual switch to force device into battery-backup mode				
PFI	5	I	Power-fail comparator input				
PFO	6	0	Power-fail comparator output				
RESET	9	0	Active-low reset output				
V <sub>BAT</sub>	10	I	Backup-battery input				
$V_{DD}$	2	I	Input supply voltage				
VOUT	1	0	Supply output				
WDI	8	I	Watchdog timer input				

# detailed description

#### battery freshness seal

The battery freshness seal of the TPS3606 family disconnects the backup battery from the internal circuitry until it is needed. This ensures that the backup battery connected to V<sub>BAT</sub> should be fresh when the final product is put to use. The following steps explain how to enable the freshness seal mode:

- 1. Connect V<sub>BAT</sub> (V<sub>BAT</sub> > V<sub>BAT</sub>(min))
- Ground PFO
- 3. Connect PFI to V<sub>DD</sub> or PFI > V<sub>(PFI)</sub>
- 4. Connect  $V_{DD}$  to power supply  $(V_{DD} > V_{IT})$
- 5. Ground MR
- Power down V<sub>DD</sub>
- 7. The freshness seal mode is entered and pins  $\overline{PFO}$  and  $\overline{MR}$  can be disconnected.

The battery freshness seal mode is disabled by the positive-going edge of RESET when V<sub>DD</sub> is applied.

# power-fail comparator (PFI and PFO)

An additional comparator is provided to monitor voltages other than the nominal supply voltage. The power-fail input (PFI) will be compared with an internal voltage reference of  $\underline{1.15}$  V. If the input voltage falls below the power-fail threshold (V<sub>(PFI)</sub>) of 1.15 V typical, the power-fail output (PFO) goes low. If it goes above V<sub>(PFI)</sub> plus about 12-mV hysteresis, the output returns to high. By connecting two external resistors, it is possible to supervise any voltages above V<sub>(PFI)</sub>. The sum of both resistors should be about 1 M $\Omega$ , to minimize power consumption and also to ensure that the current in the PFI pin can be neglected compared with the current through the resistor network. The tolerance of the external resistors should be not more than 1% to ensure minimal variation of sensed voltage.

If the power-fail comparator is unused, connect PFI to ground and leave PFO unconnected.

#### backup-battery switchover

In the event of a brownout or power failure, it may be necessary to keep a processor running. If a backup battery is installed at  $V_{BAT}$ , the devices automatically connect the processor to backup power when  $V_{DD}$  fails. In order to allow the backup battery (e.g., a 3.6-V lithium cell) to have a higher voltage than  $V_{DD}$ , this family of supervisors will not connect  $V_{BAT}$  to  $V_{OUT}$  when  $V_{BAT}$  is greater than  $V_{DD}$ .  $V_{BAT}$  only connects to  $V_{OUT}$  (through a 2- $\Omega$  switch) when  $V_{OUT}$  falls below  $V_{(SWN)}$  and  $V_{BAT}$  is greater than  $V_{DD}$ . When  $V_{DD}$  recovers, switchover is deferred either until  $V_{DD}$  crosses  $V_{BAT}$ , or when  $V_{DD}$  rises above the threshold ( $V_{(SWP)}$ ).

V <sub>DD</sub> > V <sub>BAT</sub>	V <sub>DD</sub> > V <sub>(SWN)</sub>	V <sub>OUT</sub>
1	1	$V_{DD}$
1	0	$V_{DD}$
0	1	$V_{DD}$
0	0	$V_{BAT}$



# detailed description (continued)

# manual switchover (MSWITCH)

While operating in the normal mode from  $V_{DD}$ , the device can be manually forced to operate in the battery-backup mode by connecting MSWITCH to  $V_{DD}$ . The table below shows the different switchover modes.

	MSWITCH	Status
V	GND	V <sub>DD</sub> mode
V <sub>DD</sub> mode	$V_{DD}$	Switch to battery-backup mode
Battami haakun mada	GND	Battery-backup mode
Battery-backup mode	$V_{DD}$	Battery-backup mode

If the manual switchover feature is not used, MSWITCH must be connected to ground.

#### watchdog

In a microprocessor- or DSP-based system, it is not only important to supervise the supply voltage, it is also important to ensure the correct program execution. The task of a watchdog is to ensure that the program is not stalled in an indefinite loop. The microprocessor, microcontroller, or the DSP has to toggle the watchdog input within typically 0.8 s to avoid a time-out from occurring. Either a low-to-high or a high-to-low transition resets the internal watchdog timer. If the input is unconnected, the watchdog is disabled and will be retriggered internally.

## saving current while using the watchdog

The watchdog input is internally driven low during the first 7/8 of the watchdog time-out period, then momentarily pulses high, resetting the watchdog counter. For minimum watchdog input current (minimum overall power consumption), leave WDI low for the majority of the watchdog time-out period, pulsing it low-high-low once within 7/8 of the watchdog time-out period to reset the watchdog timer. If instead, WDI is externally driven high for the majority of the time-out period, a current of e.g. 5 V/40  $k\Omega \approx 125 \,\mu$ A can flow into WDI.




Figure 1. Watchdog Timing



# TPS3606-33 BATTERY-BACKUP SUPERVISOR FOR LOW-POWER PROCESSORS

SLVS335A - DECEMBER 2000 - REVISED JUNE 2001

# absolute maximum ratings over operating free-air temperature (unless otherwise noted)†

Supply voltage: V <sub>DD</sub> (see Note1)	
All other pins (see Note 1)	–0.3 V to 7 V
Continuous output current at VOUT: IO	300 mA
All other pins, IO	±10 mA
Continuous total power dissipation	See Dissipation Rating Table
Operating free-air temperature range, T <sub>A</sub>	–40°C to 85°C
Storage temperature range, T <sub>stq</sub>	–65°C to 150°C
Lead temperature soldering 1.6 mm (1/16 inch) from case for 10 seconds	

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

#### **DISSIPATION RATING TABLE**

PACKAGE	T <sub>A</sub> < 25°C	DERATING FACTOR	T <sub>A</sub> = 70°C	T <sub>A</sub> = 85°C
	POWER RATING	ABOVE T <sub>A</sub> = 25°C	POWER RATING	POWER RATING
DGS	424 mW	3.4 mW/°C	271 mW	220 mW

# recommended operating conditions at specified temperature range

	MIN		MAX	UNIT
Supply voltage, V <sub>DD</sub>	1	.65	5.5	V
Battery supply voltage, V <sub>BAT</sub>		1.5	5.5	V
Input voltage, V <sub>I</sub>		0	V <sub>O</sub> + 0.3	V
High-level input voltage, V <sub>IH</sub>	0.7 x	۷o		V
Low-level input voltage, all other pins, V <sub>IL</sub>			0.3 x V <sub>O</sub>	V
Continuous output current at V <sub>OUT</sub> , I <sub>O</sub>			200	mA
Input transition rise and fall rate at WDI, MSWITCH, $\Delta t/\Delta V$			100	ns/V
Slew rate at V <sub>DD</sub> or V <sub>BAT</sub>			34	mV/μs
Operating free-air temperature range, T <sub>A</sub>	-	-40	85	°C



NOTE 1: All voltage values are with respect to GND. For reliable operation the device must not be operated at 7 V for more than t = 1000h continuously.

# TPS3606-33 **BATTERY-BACKUP SUPERVISOR FOR LOW-POWER PROCESSORS**

SLVS335A - DECEMBER 2000 - REVISED JUNE 2001

# electrical characteristics over recommended operating conditions (unless otherwise noted)

	PARAMETER		TEST CON	NDITIONS	MIN	TYP	MAX	UNIT
			V <sub>OUT</sub> = 2 V,	ΟΗ = -400 μΑ	V <sub>OUT</sub> – 0.2 V			
		RESET	V <sub>OUT</sub> = 3.3 V V <sub>OUT</sub> = 5 V,		V <sub>OUT</sub> – 0.4 V			V
VOH	High-level output voltage		V <sub>OUT</sub> = 1.8 V,	OH = -20 μA	V <sub>OUT</sub> – 0.3 V			V
		PFO	V <sub>OUT</sub> = 3.3 V, V <sub>OUT</sub> = 5 V,		V <sub>OUT</sub> – 0.4 V			
		RESET	V <sub>OUT</sub> = 2 V,	OL = 400 μA			0.2	
VOL	Low-level output voltage	PFO	V <sub>OUT</sub> = 3.3 V, V <sub>OUT</sub> = 5 V,	OL = 2  mA OL = 3  mA			0.4	V
V <sub>res</sub>	Power-up reset voltage (see Note 2)		V <sub>BAT</sub> > 1.1 V o V <sub>DD</sub> > 1.4 V, I				0.4	V
	Normal mode		$I_O = 5 \text{ mA},$	V <sub>DD</sub> = 1.8 V	V <sub>DD</sub> – 50 mV			
			$I_0 = 75 \text{ mA},$	V <sub>DD</sub> = 3.3 V	V <sub>DD</sub> – 150 mV			
VOUT			$I_0 = 150 \text{ mA},$	V <sub>DD</sub> = 5 V	V <sub>DD</sub> – 250 mV			V
	Battery-backup mode		$I_O = 4 \text{ mA},$	$V_{BAT} = 1.5 V$	V <sub>BAT</sub> – 50 mV			
	Вансту васкар тюче		$I_0 = 75 \text{ mA},$	$V_{BAT} = 3.3 V$	V <sub>BAT</sub> – 150 mV			
Tala (a.a.)	V <sub>DD</sub> to V <sub>OUT</sub> on-resistant	e	$V_{DD} = 3.3 \text{ V}$			1	2	Ω
<sup>r</sup> ds(on)	V <sub>BAT</sub> to V <sub>OUT</sub> on-resistar	ice	$V_{BAT} = 3.3 V$			1	2	
VIT	Negative-going input threshold voltage (see Notes 3 and 4)	TPS3606x33			2.87	2.93	2.99	V
V <sub>(PFI)</sub>	Power-fail input threshold voltage	PFI			1.13	1.15	1.17	
V <sub>(SWN)</sub>	Battery switch threshold vonegative-going VOUT	ltage			V <sub>IT</sub> + 1%	V <sub>IT</sub> + 2%	V <sub>IT</sub> + 3.2%	V

NOTES: 2. The lowest supply voltage at which RESET becomes active. t<sub>r(VDD)</sub> ≥ 15 μs/V.
 3. To ensure best stability of the threshold voltage, a bypass capacitor (ceramic, 0.1 μF) should be placed near the supply terminal.

4. Voltage is sensed at VOUT

5. For details on how to optimize current consumption when using WDI refer to section detailed description.



# TPS3606-33 BATTERY-BACKUP SUPERVISOR FOR LOW-POWER PROCESSORS

SLVS335A - DECEMBER 2000 - REVISED JUNE 2001

# electrical characteristics over recommended operating conditions (unless otherwise noted) (continued)

PARAMETER		TEST CONDITIONS	MIN TYP	MAX	UNIT		
			1.65 V < V <sub>IT</sub> < 2.5 V	20			
		VIT	2.5 V < V <sub>IT</sub> < 3.5 V	40			
			3.5 V < V <sub>IT</sub> < 5.5 V	50			
V <sub>hys</sub>	Hysteresis	$V_{PFI}$		12		mV	
'			1.65 V < V <sub>(SWN)</sub> < 2.5 V	85			
		V(SWN)	2.5 V < V <sub>(SWN)</sub> < 3.5 V	100			
		,	3.5 V < V <sub>(SWN)</sub> < 5.5 V	110			
	I Bak Israel Sanat same at	WDI	$WDI = V_{DD} = 5.5 V$		150	μΑ	
lн	High-level input current	MR	$\overline{MR} = 0.7 \times V_{DD}, V_{DD} = 5 \text{ V}$	-33	-76		
	Low-level input current	WDI	$WDI = 0 V, \qquad V_{DD} = 5 V$		-150		
lır.		MR	$\overline{MR} = 0 \text{ V}, \qquad V_{DD} = 5 \text{ V}$	-110	-255		
II	Input current	PFI, MSWITCH	$V_I < V_{DD}$	-25	25	nA	
			PFO = 0 V, V <sub>DD</sub> = 1.8 V		-0.3		
los	Short-circuit current	PFO	PFO = 0 V, V <sub>DD</sub> = 3.3 V		-1.1	mA	
			$\overline{PFO} = 0 \text{ V}, \qquad \text{V}_{DD} = 5 \text{ V}$		-2.4		
100	Vaa ounnly ourront		V <sub>OUT</sub> = V <sub>DD</sub>		40		
IDD	V <sub>DD</sub> supply current		VOUT = VBAT		8	μΑ	
			$V_{OUT} = V_{DD}$	-0.1	0.1		
I(BAT)	I(BAT) VBAT supply current		V <sub>OUT</sub> = V <sub>BAT</sub>		40	μA	
Ci	Input capacitance		V <sub>I</sub> = 0 V to 5 V	5		pF	

# timing requirements at R<sub>L</sub> = 1 M $\Omega$ , C<sub>L</sub> = 50 pF, T<sub>A</sub> = -40°C to 85°C

PARAMETER			TEST CONDITIONS	MIN	TYP	MAX	UNIT
		$V_{DD}$	$V_{IH} = V_{IT} + 0.2 \text{ V},  V_{IL} = V_{IT} - 0.2 \text{ V}$	5			μs
t <sub>w</sub>	Pulse width	MR	$V_{DD} > V_{IT} + 0.2 \text{ V}, V_{IL} = 0.3 \text{ x } V_{DD}, V_{IH} = 0.7 \text{ x } V_{DD}$	100			ns
		WDI					

# switching characteristics at R<sub>L</sub>= 1 M $\Omega$ , C<sub>L</sub> = 50 pF, T<sub>A</sub> = -40°C to 85°C

	PARAMETER		TEST CONDITIONS		TYP	MAX	UNIT
t <sub>d</sub>	Delay time		$V_{DD} \ge V_{IT} + 0.2 \text{ V},$ $\overline{\text{MR}} \ge 0.7 \text{ x V}_{DD},$ See timing diagram	60	100	140	ms
t(tout)	Watchdog time-out		V <sub>DD</sub> > V <sub>IT</sub> + 0.2 V, See timing diagram	0.48	0.8	1.12	s
	Propagation (delay) time, high-to-low-level output	V <sub>DD</sub> to RESET	$V_{IL} = V_{IT} - 0.2 \text{ V}, \qquad V_{IH} = V_{IT} + 0.2 \text{ V}$		2	5	μs
tPHL		PFI to PFO	$V_{IL} = V_{(PFI)} - 0.2 \text{ V},  V_{IH} = V_{(PFI)} + 0.2 \text{ V}$	,	3	5	μs
		MR to RESET	$\begin{split} V_{DD} \geq V_{IT} + 0.2 \ V, & V_{IL} = 0.3 \ x \ V_{DD}, \\ V_{IH} = 0.7 \ x \ V_{DD} \end{split}$		0.1	1	μs
	Transition time	V <sub>DD</sub> to V <sub>BAT</sub>	$V_{IL} = V_{(BAT)} - 0.2 \text{ V}, \ V_{IH} = V_{(BAT)} + 0.2 \text{ V}$ $V_{(BAT)} < V_{IT}$	',		3	μs




# **Table of Graphs**


			FIGURE
_	Static drain-source on-state resistance (V <sub>DD</sub> to V <sub>OUT</sub> )	vs Output current	2
rDS(on)	Static drain-source on-state resistance (VBAT to VOUT)	vs Output current	3
	Owner by suggest	vs Supply voltage	4
IDD	Supply current	vs Battery supply	5
VIT	Input threshold voltage at RESET	vs Free-air temperature	6
	High-level output voltage at RESET	and Park Land and and an entire	7, 8
VOH	High-level output voltage at PFO	vs High-level output current	9, 10
$V_{OL}$	Low-level output voltage at RESET	vs Low-level output current	11, 12
	Minimum pulse duration at V <sub>DD</sub>	vs Threshold voltage overdrive at V <sub>DD</sub>	13
	Minimum pulse duration at PFI	vs Threshold voltage overdrive at PFI	14


# STATIC DRAIN SOURCE ON-STATE RESISTANCE $(V_{DD} TO V_{OUT})$

# **OUTPUT CURRENT** 1.5 <sup>r</sup>DS(on) - Static Drain Source On-State Resistance $T_A = 85^{\circ}C$ 1.4 1.3 $\Omega - (TOD to VOUT) - \Omega$ T<sub>A</sub> = 25°C 1.2 $T_A = 0^{\circ}C$ $T_A = -40^{\circ}C$ V<sub>DD</sub> = 3.3 V V<sub>BAT</sub> = GND MSWITCH = GND 0.9 50 75 100 125 150 175 200 IO - Output Current - mA Figure 2


# STATIC DRAIN SOURCE ON-STATE RESISTANCE $(V_{BAT} TO V_{OUT})$











# INPUT THRESHOLD VOLTAGE AT RESET VS FREE-AIR TEMPERATURE 1.001 0.999 0.999 0.998 0.996 0.996 0.995 -40 -30 -20 -10 0 10 20 30 40 50 60 70 80 TA - Free-Air Temperature - °C Figure 6


















# - - -






## **MECHANICAL DATA**

# DGS (S-PDSO-G10)

# PLASTIC SMALL-OUTLINE PACKAGE



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion.

#### **IMPORTANT NOTICE**

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgment, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Customers are responsible for their applications using TI components.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, license, warranty or endorsement thereof.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations and notices. Representation or reproduction of this information with alteration voids all warranties provided for an associated TI product or service, is an unfair and deceptive business practice, and TI is not responsible nor liable for any such use.

Resale of TI's products or services with <u>statements different from or beyond the parameters</u> stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service, is an unfair and deceptive business practice, and TI is not responsible nor liable for any such use.

Also see: Standard Terms and Conditions of Sale for Semiconductor Products, www.ti.com/sc/docs/stdterms.htm

Mailing Address:

Texas Instruments Post Office Box 655303 Dallas, Texas 75265