



■ DESCRIPTION

The CS18LV20483 is a high performance, high speed, low power CMOS Static Random Access Memory organized as 262,144 words by 8 bits and operates from a wide range of 2.7 to 3.6V supply voltage. Advanced CMOS technology and circuit techniques provide both high speed and low power features with a typical CMOS standby current of 0.15uA and maximum access time of 55/70ns in 3.0V operation. Easy memory expansion is provided by an active LOW chip enable (/CE) and active LOW output enable (/OE) and three-state output drivers.

The CS18LV20483 has an automatic power down feature, reducing the power consumption significantly when chip is deselected. The CS18LV20483 is available in JEDEC standard TSOP (I) (8x20mm), TSOP (II) (400 mil), SOP (450 mil), STSOP (8x13.4 mm) and 36-pin CSP 6x8mm package..

■ FEATURES


- Low operation voltage : 2.7 ~ 3.6V
- Ultra low power consumption :
 - (Vcc = 3.0V) 2.5mA@1MHz (Max.) operating current
 - 0.15uA (Typ.) CMOS standby current
- High speed access time : 55~70ns (Max.) at Vcc = 3.0V.
- Automatic power down when chip is deselected.
- Three state outputs and TTL compatible.
- Fully static operation.
- Data retention supply voltage as low as 1.5V.
- Easy expansion with /CE, CE2 and /OE options.


■ Product Family

Part No.	Operating Temp	Vcc. Range	Speed (ns)	Standby (Typ.)	Package Type
CS18LV20483CC	0~70°C	2.7~3.6	55/70	0.15 uA (Vcc = 3.3V)	32 SOP
CS18LV20483DC					32 STSOP
CS18LV20483EC					32 TSOP (I)
CS18LV20483FC					32 TSOP (II)
CS18LV20483KC					36 CSP -0608
Part No.	Operating Temp	Vcc. Range	Speed (ns)	Standby (Typ.)	Package Type
CS18LV20483CI	-40~85°C	2.7~3.6	55/70	0.30 uA (Vcc= 3.3V)	32 SOP
CS18LV20483DI					32 STSOP
CS18LV20483EI					32 TSOP (I)
CS18LV20483FI					32 TSOP (II)
CS18LV20483KI					36 CSP-0608

Note: Green package part no, sees order information.


■ PIN CONFIGURATIONS





36 BGA 6x8 mm

■ BLOCK DIAGRAM





■ PIN DESCRIPTIONS

Name	Function
A0-A17 Address Input	These 18 address inputs select one of the 262,144 x 8-bit words in the RAM.
/CE Chip Enable Input, CE2 Chip Enable 2 Input	/CE is active LOW and CE2 is active HIGH. Both chip enables must be active when data read from or write to the device. If either chip enable is not active, the device is deselected and is in a standby power mode. The DQ pins will be in the high impedance state when the device is deselected.
/WE Write Enable Input	The write enable input is active LOW and controls read and write operations. With the chip selected, when /WE is HIGH and /OE is LOW, output data will be present on the DQ pins; when /WE is LOW, the data present on the DQ pins will be written into the selected memory location.
/OE Output Enable Input	The output enable input is active LOW. If the output enable is active while the chip is selected and the write enable is inactive, data will be present on the DQ pins and they will be enabled. The DQ pins will be in the high impedance state when /OE is inactive.
DQ0-DQ7 Data Input/Output Ports	These 8 bi-directional ports are used to read data from or write data into the RAM.
Vcc	Power Supply
Gnd	Ground



High Speed Super Low Power SRAM

256k Word By 8 bit

CS18LV20483

■ TRUTH TABLE

MODE	/CE	CE2	/WE	/OE	DQ0~7	Vcc Current
Not Selected	H	X	X	X	High Z	I _{CCSB} , I _{CCSB1}
	X	L	X	X		
Output Disabled	L	H	H	H	High Z	I _{CC}
Read	L	H	H	L	D _{OUT}	I _{CC}
Write	L	H	L	X	D _{IN}	I _{CC}

■ ABSOLUTE MAXIMUM RATINGS (1)

Symbol	Parameter	Rating	Unit
V _{TERM}	Terminal Voltage with Respect to GND	-0.5 to V _{cc} +0.5	V
T _{BIAIS}	Temperature Under Bias	-40 to +125	°C
T _{STG}	Storage Temperature	-60 to +150	°C
P _T	Power Dissipation	1.0	W
I _{OUT}	DC Output Current	20	mA

Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.



High Speed Super Low Power SRAM

256k Word By 8 bit

CS18LV20483

■ DC ELECTRICAL CHARACTERISTICS (TA = 0 to + 70°C , Vcc = 3.0V)

Parameter Name	Parameter	Test Conduction	MIN	TYP ⁽¹⁾	MAX	Unit
V_{IL}	Guaranteed Input Low Voltage ⁽²⁾		-0.5		0.8	V
V_{IH}	Guaranteed Input High Voltage ⁽²⁾		2.0		Vcc+0.2	V
I_{IL}	Input Leakage Current	V _{CC} =MAX, V _{IN} =0 to V _{CC}			1	uA
I_{OL}	Output Leakage Current	V _{CC} =MAX, /CE=V _{IN} , or /OE=V _{IN} , V _{IO} =0V to V _{CC}			1	uA
V_{OL}	Output Low Voltage	V _{CC} =MAX, I _{OL} = 2mA			0.4	V
V_{OH}	Output High Voltage	V _{CC} =MIN, I _{OH} = -1mA	2.4			V
I_{cc}	Operating Power Supply Current	/CE=V _{IL} or CE2=V _{IH} , I _{DQ} =0mA, F=F _{MAX} ⁽³⁾			25	mA
I_{ccSB}	Standby Supply - TTL	/CE=V _{IH} or CE2=V _{IL} , I _{DQ} =0mA, F=F _{MAX} ⁽³⁾			1	mA
I_{ccSB1}	Standby Current -CMOS	/CE \geq V _{CC} -0.2V, CE2 \leq 0.2V, V _{IN} \geq V _{CC} -0.2V or V _{IN} \leq 0.2V			3	uA

1. Typical characteristics are at TA = 25°C.
2. These are absolute values with respect to device ground and all overshoots due to system or tester notice are included.
3. Fmax = 1/t_{RC}.

■ OPERATING RANGE

Range	Ambient Temperature	Vcc
Commercial	0~70°C	2.7V ~ 3.6V
Industrial	-40~85°C	2.7V ~ 3.6V

■ DATA RETENTION CHARACTERISTICS (TA = 0 to + 70°C , Vcc = 3.0V)

Parameter Name	Parameter	Test Conduction	MIN	TYP ⁽¹⁾	MAX	Unit
V _{RD}	V _{CC} for Data Retention	/CE \geq V _{CC} -0.2V, CE2 \leq 0.2V, V _{IN} \geq V _{CC} -0.2V or V _{IN} \leq 0.2V	1.5			V
I _{CCDR}	Data Retention Current	/CE \geq V _{CC} -0.2V, CE2 \leq 0.2V, V _{IN} \geq V _{CC} -0.2V or V _{IN} \leq 0.2V		0.1	1	uA
T _{CDR}	Chip Deselect to Data Retention Time	See Retention Waveform	0			ns
t _R	Operation Recovery Time		t _{RC} (2)			ns

1. Vcc = 3.0V, TA = + 25°C.


2. = Read Cycle Time.

■ CAPACITANCE⁽¹⁾ (TA = 25°C, f = 1.0 MHz)


Symbol	Parameter	Conditions	MAX.	Unit
C _{IN}	Input Capacitance	V _{IN} =0V	10	pF
C _{DQ}	Input/Output Capacitance	V _{I/O} =0V	10	pF

1. This parameter is guaranteed and not tested.

■ LOW Vcc DATA RETENTION WAVEFORM (1) (/CE Controlled)



■ LOW Vcc DATA RETENTION WAVEFORM (2) (CE2 Controlled)



■ AC TEST CONDITIONS

Input Pulse Levels	$V_{cc}/0V$
Input Rise and Fall Times	5ns
Input and Output	
Timing Reference Level	0.5Vcc




FIGURE 1A

FIGURE 1B

THEVENIN EQUIVALENT
OUTPUT → 800Ω → 12V




FIGURE 2

■ KEY TO SWITCHING WAVEFORMS

WAVEFORM	INPUTS	OUTPUTS
—	Must be standby	Must be standby
/ \ \ / \ \ /	May change for H to L	Will be change from H to L
\ / \ / \ / \ /	May change for L to H	May change for L to H
XXXXXX	Don't care any change permitted	Change state unknown
→ ← → ←	Does not apply	Center line is high impedance “OFF” state

■ AC ELECTRICAL CHARACTERISTICS (TA = 0 to + 70°C , Vcc = 3.3V)

< READ CYCLE >


JEDEC Parameter Name	Parameter Name	Description	55		-70		Unit
			MIN	MAX	MIN	MAX	
t_{AVAX}	t_{RC}	Read Cycle Time	55		70		ns
t_{AVQV}	t_{AA}	Address Access Time		55		70	ns
t_{ELQV}	t_{ACS}	Chip Select Access Time (/CE)		55		70	ns
t_{E2HQV}	t_{ACS2}	Chip Select Access Time (CE2)		55		70	ns
t_{GLQV}	t_{OE}	Output Enable to Output Valid		25		35	ns
t_{ELQX}	t_{CLZ}	Chip Select to Output Low Z (/CE)	10		10		ns
t_{E2HQX}	t_{CLZ2}	Chip Select to Output Low Z (CE2)	10		10		ns
t_{GLQX}	t_{OLZ}	Output Enable to Output in Low Z	5		5		ns
t_{EHQZ}	t_{CHZ}	Chip Deselect to Output in High Z (/CE)	0	25	0	30	ns
t_{E2LQZ}	t_{CHZ2}	Chip Deselect to Output in High Z (CE2)	0	25	0	30	ns
t_{GHQZ}	t_{OHZ}	Output Disable to Output in High Z	0	25	0	30	ns
t_{AXOX}	t_{OH}	Out Disable to Address Change	10		10		ns

NOTES:


1. /WE is high in read Cycle.
2. Device is continuously selected when /CE = V_{IL} and CE2= V_{IH} .
3. Address valid prior to or coincident with /CE transition low and /or CE2 transition high.
4. /OE = V_{IL} .
5. Transition is measured $\pm 500\text{mV}$ from steady state with $C_L = 5\text{pF}$ as shown in Figure 1B. The parameter is guaranteed but not 100% tested.

■ SWITCHING WAVEFORMS (READ CYCLE)


READ CYCLE 1 ^(1,2,4)



READ CYCLE 2 ^(1,3,4)



READ CYCLE 3 ^(1,4)






■ AC ELECTRICAL CHARACTERISTICS (TA = 0 to +70°C , Vcc = 3.3V) < WRITE CYCLE >


JEDEC Parameter Name	Parameter Name	Description	- 55		-70		Unit
			MIN	MAX	MIN	MAX	
t_{AVAX}	t_{WC}	Write Cycle Time	55		70		ns
t_{E1LWH}	t_{CW}	Chip Select to End of Write	50		60		ns
t_{AVWL}	t_{AS}	Address Setup Time	0		0		ns
t_{AVWH}	t_{AW}	Address Valid to End of Write	55		60		ns
t_{WLWH}	t_{WP}	Write Pulse Width	45		50		ns
t_{WHAX}	t_{WR}	Write Recovery Time (/CE, /WE)	0		0		ns
t_{E2LAX}	t_{WR2}	Write Recovery Time (CE2)	0		0		ns
t_{WLQZ}	t_{WHz}	Write to Output in High Z		20		25	ns
t_{DVWH}	t_{DW}	Data to Write Time Overlap	25		30		ns
t_{WHDX}	t_{DH}	Data Hold from Write Time	0		0		ns
t_{WHOX}	t_{ow}	End of Write to Output Active	5		10		ns

■ SWITCHING WAVEFORMS (WRITE CYCLE)

WRITE CYCLE 1 (Write Enable Controlled)



WRITE CYCLE 2 (Chip Enable Controlled)





NOTES:

1. T_{AS} is measured from the address valid to the beginning of write.
2. The internal write time of the memory is defined by the overlap of /CE and CE2 active and /WE low. All signals must be active to initiate a write and any one signal can terminate a write by going inactive. The data input setup and hold timing should be referenced to the second transition edge of the signal that terminates the write.
3. T_{WR} is measured from the earlier of /CE or /WE going high or CE2 going low at the end of write cycle.
4. During this period, DQ pins are in the output state so that the input signals of opposite




phase to the outputs must not be applied.

5. If the /CE low transition or CE2 high transition occurs simultaneously with the /WE low transitions or after the /WE transition, output remain in a high impedance state.
6. /OE is continuously low ($/OE = V_{IL}$).
7. D_{OUT} is the same phase of write data of this write cycle.
8. D_{OUT} is the read data of next address.
9. If /CE is low and CE2 is high during this period, DQ pins are in the output state. Then the data input signals of opposite phase to the outputs must not be applied to them.
10. Transition is measured $\pm 500\text{mV}$ from steady state with $C_L = 5\text{pF}$ as shown in Figure 1B.
The parameter is guaranteed but not 100% tested.
11. T_{CW} is measured from the later of /CE going low or CD2 going high to the end of write.

■ ORDER INFORMATION**1. NON-GREEN PACKAGE:****CS18LV20483XX-XX****2. GREEN PACKAGE:****CS18LV20483XXX XX**

- 32 pin TSOP (I) (8x20 mm)



SYMBOL	A	A1	A2	b	b1	c	c1	D	E	e	HD	L	L1	y	Ø	
mm	Min.	1.00	0.05	0.95	0.17	0.17	0.10	0.10	18.30	7.90	0.40	19.80	0.40	0.70	—	0°
mm	Nom.	1.10	0.10	1.00	0.22	0.20	—	—	18.40	8.00	0.50	20.00	0.50	0.80	—	—
mm	Max.	1.20	0.15	1.05	0.27	0.23	0.21	0.16	18.50	8.10	0.60	20.20	0.70	0.90	0.1	8°
inch	Min.	0.0393	0.002	0.037	0.007	0.007	0.004	0.004	0.720	0.311	0.016	0.779	0.0157	0.0275	—	0°
inch	Nom.	0.0433	0.004	0.039	0.009	0.008	—	—	0.724	0.315	0.020	0.787	0.0197	0.0315	—	—
inch	Max.	0.0473	0.006	0.041	0.011	0.009	0.008	0.006	0.728	0.319	0.024	0.795	0.0277	0.0355	0.004	8°

- 36 pin BGA (6x8 mm)

