

TC74LVQ273F/FW/FS

OCTAL D-TYPE FLIP FLOP WITH CLEAR

The TC74LVQ273 is a high speed CMOS OCTAL D - FLIP FLOP fabricated with silicon gate and double - layer metal wiring C2MOS technology.


Designed for use in 3.3 Volt systems, it achieves high speed operation while maintaining the CMOS low power dissipation. Information signals applied to D inputs are transferred to the Q outputs on the positive going edge of the clock pulse.

When the \overline{CLR} input is held low, the Q outputs are in the low logic level independent of the other inputs.


All inputs are equipped with protection circuits against static discharge or transient excess voltage.

FEATURES:

- High Speed $f_{MAX} = 160\text{MHz}$ (typ.)
at $V_{CC} = 3.3\text{V}$
- Low Power Dissipation $I_{CC} = 4\mu\text{A}(\text{Max.})$
at $T_a = 25^\circ\text{C}$
- Input Voltage Level $V_{IL} = 0.8\text{V}$ (Max.) at $V_{CC} = 3\text{V}$
 $V_{IH} = 2.0\text{V}$ (Min.) at $V_{CC} = 3\text{V}$
- Symmetrical Output Impedance .. $|I_{OH}| = I_{OL} = 12\text{mA}(\text{Min.})$
- Balanced Propagation Delays $t_{PLH} \approx t_{PHL}$
- Pin and Function Compatible with 74HC273



PIN ASSIGNMENT




TRUTH TABLE


INPUTS			OUTPUTS		FUNCTION
CLR	D	CK	Q		
L	X	X	L		CLEAR
H	L	—	L		—
H	H	—	H		—
H	X	—	Q_n		NO CHANGE

X : Don't Care

IEC LOGIC SYMBOL



SYSTEM DIAGRAM



ABSOLUTE MAXIMUM RATINGS

PARAMETER	SYMBOL	VALUE	UNIT
Supply Voltage Range	V_{CC}	-0.5~7.0	V
DC Input Voltage	V_{IN}	-0.5~ V_{CC} +0.5	V
DC Output Voltage	V_{OUT}	-0.5~ V_{CC} +0.5	V
Input Diode Current	I_{IK}	± 20	mA
Output Diode Current	I_{OK}	± 50	mA
DC Output Current	I_{OUT}	± 50	mA
DC V_{CC} /Ground Current	I_{CC}	± 200	mA
Power Dissipation	P_D	180	mW
Storage Temperature	T_{STG}	-65~150	°C
Lead Temperature 10sec	T_L	300	°C

RECOMMENDED OPERATING CONDITIONS

PARAMETER	SYMBOL	VALUE	UNIT
Supply Voltage	V_{CC}	2.0~3.6	V
Input Voltage	V_{IN}	0~ V_{CC}	V
Output Voltage	V_{OUT}	0~ V_{CC}	V
Operating Temperature	T_{OPR}	-40~85	°C
Input Rise and Fall Time	dt/dv	0~100	ns/V

DC ELECTRICAL CHARACTERISTICS

PARAMETER	SYMBOL	TEST CONDITION	V_{CC} (V)	Ta = 25°C			Ta = -40-85°C		UNIT
				MIN.	TYP.	MAX.	MIN.	MAX.	
High - Level Input Voltage	V_{IH}		3.0	2.0	—	—	2.0	—	V
Low - Level Input Voltage	V_{IL}		3.0	—	—	0.8	—	0.8	
High - Level Output Voltage	V_{OH}	$V_{IN} = V_{IH}$ or V_{IL}	$I_{OH} = -50\mu A$ $I_{OH} = -12mA$	3.0 3.0	2.9 2.58	3.0 —	—	2.9 2.48	
Low - Level Output Voltage	V_{OL}	$V_{IN} = V_{IH}$ or V_{IL}	$I_{OL} = 50\mu A$ $I_{OL} = 12mA$	3.0 3.0	— —	0.0 0.36	0.1 —	— 0.44	
Input Leakage Current	I_{IN}	$V_{IN} = V_{CC}$ or GND	3.6	—	—	±0.1	—	±1.0	
Quiescent Supply Current	I_{CC}	$V_{IN} = V_{CC}$ or GND	3.6	—	—	4.0	—	40.0	μA

TIMING REQUIREMENTS (Input $t_r = t_f = 3ns$)

PARAMETER	SYMBOL	TEST CONDITION	Ta = 25°C		Ta = -40-85°C		UNIT
			V_{CC} (V)	LIMIT	LIMIT	LIMIT	
Minimum Pulse Width (CK)	$t_W(L)$ $t_W(H)$		2.7 3.3 ± 0.3	10.0 8.0	11.5 8.0		ns
Minimum Pulse Width (\bar{CLR})	$t_W(L)$		2.7 3.3 ± 0.3	9.5 7.5	11.0 7.5		
Minimum Set - up Time	t_s		2.7 3.3 ± 0.3	10.5 8.5	12.0 8.5		
Minimum Hold Time	t_h		2.7 3.3 ± 0.3	0.0 0.0	0.0 0.0		
Minimum Removal Time (\bar{CLR})	t_{rem}		2.7 3.3 ± 0.3	9.0 7.0	10.0 7.0		

AC ELECTRICAL CHARACTERISTICS (Input $t_r = t_f = 3\text{ns}$, $C_L = 50\text{pF}$, $R_L = 500\Omega$)

PARAMETER	SYMBOL	TEST CONDITION	Ta = 25°C			Ta = -40~85°C		UNIT
			V _{CC} (V)	MIN.	TYP.	MAX.	MIN.	
Propagation Delay Time (CK-Q)	t_{PLH} t_{PHL}		2.7 3.3 ± 0.3	— —	8.2 6.8	18.3 13.0	1.0 1.0	21.0 14.5
Propagation Delay Time (CLR-Q)	t_{PHL}		2.7 3.3 ± 0.3	— —	7.9 6.6	18.3 13.0	1.0 1.0	20.0 14.0
Maximum Clock Frequency	f _{MAX}		2.7 3.3 ± 0.3	50 75	120 140	— —	40 65	— — MHz
Output to Output Skew	t_{osLH} t_{osHL}	(Note 1)	2.7 3.3 ± 0.3	— —	— —	1.5 1.5	— —	1.5 1.5 ns
Input Capacitance	C _{IN}	(Note 2)		—	5	10	—	10 pF
Power Dissipation Capacitance	C _{PD}	(Note 3)		—	40	—	—	—

Note (1) Parameter guaranteed by design. $t_{osLH} = |t_{PLHm} - t_{PLHn}|$, $t_{osHL} = |t_{PHLm} - t_{PHLn}|$

Note (2) Parameter guaranteed by design.

Note (3) C_{PD} is defined as the value of the internal equivalent capacitance which is calculated from the operating current consumption.

Average operating current can be obtained by the equation:

$$I_{CC}(\text{opr.}) = C_{PD} \cdot V_{CC} \cdot f_{IN} + I_{CC}/8 \text{ (per F/F)}$$

And the total C_{PD} when n pcs. of Flip Flop operate can be gained by the following equation:
 $C_{PD}(\text{total}) = 29 + 11 \cdot n$

NOISE CHARACTERISTICS (Input $t_r = t_f = 3\text{ns}$, $C_L = 50\text{pF}$, $R_L = 500\Omega$)

PARAMETER	SYMBOL	TEST CONDITION	Ta = 25°C			UNIT
			V _{CC} (V)	TYP.	MAX.	
Quiet Output Maximum Dynamic V _{OL}	V _{OLP}		3.3	0.5	0.8	V
Quiet Output Minimum Dynamic V _{OL}	V _{OLO}		3.3	-0.5	-0.8	V
Minimum High Level Dynamic Input Voltage	V _{IHD}		3.3	—	2.0	V
Maximum Low Level Dynamic Input Voltage	V _{ILD}		3.3	—	0.8	V