

**54ACT16620, 74ACT16620
16-BIT BUS TRANSCEIVERS
WITH 3-STATE OUTPUTS**

SCAS184A - JUNE 1990 - REVISED APRIL 1996

- **Members of the Texas Instruments Widebus™ Family**
- **Inputs Are TTL-Voltage Compatible**
- **Inverting Logic**
- **Flow-Through Architecture Optimizes PCB Layout**
- **Distributed V_{CC} and GND Pin Configuration Minimizes High-Speed Switching Noise**
- **EPIC™ (Enhanced-Performance Implanted CMOS) 1-μm Process**
- **500-mA Typical Latch-Up Immunity at 125°C**
- **Package Options Include Plastic 300-mil Shrink Small-Outline (DL) Packages Using 25-mil Center-to-Center Pin Spacings and 380-mil Fine-Pitch Ceramic Flat (WD) Packages Using 25-mil Center-to-Center Pin Spacings**

description

The 'ACT16620 are inverting 16-bit transceivers designed for asynchronous communication between data buses. The control-function implementation allows for maximum flexibility in timing.

These devices can be used as two 8-bit transceivers or one 16-bit transceiver. They allow data transmission from the A bus to the B bus or from the B bus to the A bus, depending on the logic level at the output-enable (OEAB or OEBA) inputs. The output-enable inputs can be used to disable the device so that the buses are effectively isolated.

The dual-enable configuration gives the transceiver the capability to store data by simultaneously enabling OEAB and OEBA. Each output reinforces its input in this transceiver configuration. Thus, when both control inputs are enabled and all other data sources to the two sets of bus lines are at high impedance, the bus lines remain at their last states.

The 74ACT16620 is packaged in TI's shrink small-outline package, which provides twice the I/O pin count and functionality of standard small-outline packages in the same printed-circuit-board area.

The 54ACT16620 is characterized for operation over the full military temperature range of -55°C to 125°C. The 74ACT16620 is characterized for operation from -40°C to 85°C.

54ACT16620... WD PACKAGE
74ACT16620... DL PACKAGE
(TOP VIEW)

1OEAB	1	48	1OEBA
1B1	2	47	1A1
1B2	3	46	1A2
GND	4	45	GND
1B3	5	44	1A3
1B4	6	43	1A4
V _{CC}	7	42	V _{CC}
1B5	8	41	1A5
1B6	9	40	1A6
GND	10	39	GND
1B7	11	38	1A7
1B8	12	37	1A8
2B1	13	36	2A1
2B2	14	35	2A2
GND	15	34	GND
2B3	16	33	2A3
2B4	17	32	2A4
V _{CC}	18	31	V _{CC}
2B5	19	30	2A5
2B6	20	29	2A6
GND	21	28	GND
2B7	22	27	2A7
2B8	23	26	2A8
2OEAB	24	25	2OEBA

EPIC and Widebus are trademarks of Texas Instruments Incorporated.

UNLESS OTHERWISE NOTED this document contains PRODUCTION DATA information current as of publication date. Products conform to DATA specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.

Copyright © 1996, Texas Instruments Incorporated



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

3-131


**54ACT16620, 74ACT16620
16-BIT BUS TRANSCEIVERS
WITH 3-STATE OUTPUTS**

SCAS184A - JUNE 1990 - REVISED APRIL 1996

FUNCTION TABLE
(each 8-bit section)


INPUTS		OPERATION
OEBA	OEAB	
L	L	\bar{B} data to A bus
L	H	\bar{B} data to A bus, \bar{A} data to B bus
H	L	Isolation
H	H	\bar{A} data to B bus

logic symbol†



† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

logic diagram (positive logic)



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[†]

Supply voltage range, V_{CC}	-0.5 V to 7 V
Input voltage range, V_I (see Note 1)	-0.5 V to $V_{CC} + 0.5$ V
Output voltage range, V_O (see Note 1)	-0.5 V to $V_{CC} + 0.5$ V
Input clamp current, I_{IK} ($V_I < 0$ or $V_I > V_{CC}$)	±20 mA
Output clamp current, I_{OK} ($V_O < 0$ or $V_O > V_{CC}$)	±50 mA
Continuous output current, I_O ($V_O = 0$ to V_{CC})	±50 mA
Continuous current through V_{CC} or GND	±400 mA
Maximum package power dissipation at $T_A = 55^\circ\text{C}$ (in still air) (see Note 2): DL package	1.2 W
Storage temperature range, T_{stg}	-65°C to 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.
 2. The maximum package power dissipation is calculated using a junction temperature of 150°C and a board trace length of 750 mils.

recommended operating conditions (see Note 3)

	54ACT16620			74ACT16620			UNIT
	MIN	NOM	MAX	MIN	NOM	MAX	
V_{CC} Supply voltage	4.5	5	5.5	4.5	5	5.5	V
V_{IH} High-level input voltage	2			2			V
V_{IL} Low-level input voltage			0.8			0.8	V
V_I Input voltage	0	V_{CC}		0	V_{CC}		V
V_O Output voltage	0	V_{CC}		0	V_{CC}		V
I_{OH} High-level output current		-24			-24	mA	
I_{OL} Low-level output current		24			24	mA	
$\Delta V/\Delta t$ Input transition rise or fall rate		10	0		10	ns/V	
T_A Operating free-air temperature	-55	125	-40		85	°C	

NOTE 3: Unused inputs must be held high or low to prevent them from floating.

54ACT16620, 74ACT16620
16-BIT BUS TRANSCEIVERS
WITH 3-STATE OUTPUTS

SCAS184A - JUNE 1990 - REVISED APRIL 1996

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	V _{CC}	T _A = 25°C			54ACT16620		74ACT16620		UNIT
			MIN	TYP	MAX	MIN	MAX	MIN	MAX	
V _{OH}	I _{OH} = -50 µA	4.5 V	4.4			4.4		4.4		V
		5.5 V	5.4			5.4		5.4		
	I _{OH} = -24 mA	4.5 V	3.94			3.8		3.8		
		5.5 V	4.94			4.8		4.8		
V _{OL}	I _{OL} = 50 µA	4.5 V		0.1				0.1		V
		5.5 V		0.1				0.1		
	I _{OL} = 24 mA	4.5 V		0.36			0.44		0.44	
		5.5 V		0.36			0.44		0.44	
I _I	Control inputs	V _I = V _{CC} or GND	5.5 V		±0.1		±1		±1	µA
		V _O = V _{CC} or GND	5.5 V		±0.5		±5		±5	µA
	I _{CC}	V _I = V _{CC} or GND, I _O = 0	5.5 V			8	80		80	µA
		One input at 3.4 V, Other inputs at V _{CC} or GND	5.5 V		0.9		1		1	mA
C _i	Control inputs	V _I = V _{CC} or GND	5 V		4					pF
C _{io}	A or B ports	V _O = V _{CC} or GND	5 V		15					pF

[†] Not more than one output should be tested at a time, and the duration of the test should not exceed 10 ms.

[‡] For I/O ports, the parameter I_{OZ} includes the input leakage current.

[§] This is the increase in supply current for each input that is at one of the specified TTL voltage levels rather than 0 V or V_{CC}.

switching characteristics over recommended operating free-air temperature range,
V_{CC} = 5 V ± 0.5 V (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	T _A = 25°C			54ACT16620		74ACT16620		UNIT
			MIN	TYP	MAX	MIN	MAX	MIN	MAX	
t _{PLH}	A or B	B or A	2	5	7.7	2	8.5	2	8.5	ns
t _{PHL}			4	7	9.3	4	10.5	4	10.5	
t _{PZH}	OEBA	A	2.2	5.5	8.3	2.2		2.2	9.1	ns
t _{PZL}			2.8	6.4	10	2.8	10.9	2.8	10.9	
t _{PHZ}	OEBA	A	6	8.8	11	6	11.9	6	11.9	ns
t _{PLZ}			5.1	7.9	10	5	10.6	5.1	10.6	
t _{PZH}	OEAB	B	3.6	6.2	7.9	3.6	8.9	3.6	8.9	ns
t _{PZL}			4.4	7.1	9.4	4.4	10.5	4.4	10.5	
t _{PHZ}	OEAB	B	5	7.8	10.1	5	10.8	5	10.8	ns
t _{PLZ}			4.1	6.7	9.1	4.1	9.6	4.1	9.6	

operating characteristics, V_{CC} = 5 V, T_A = 25°C


PARAMETER			TEST CONDITIONS			TYP	UNIT
C _{pd}	Power dissipation capacitance per transceiver		Outputs enabled	C _L = 50 pF,	f = 1 MHz	57	pF
			Outputs disabled			10	

PRODUCT PREVIEW Information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

PARAMETER MEASUREMENT INFORMATION



- NOTES:
- A. C_L includes probe and jig capacitance.
 - B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 - C. All input pulses are supplied by generators having the following characteristics: PRR \leq 1 MHz, $Z_O = 50 \Omega$, $t_r = 3 \text{ ns}$, $t_f = 3 \text{ ns}$.
 - D. The outputs are measured one at a time with one input transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms