

MITSUBISHI HIGH SPEED CMOS
M74HC259P/FP/DP

8-BIT ADDRESSABLE LATCH/1-OF-8 DECODER

DESCRIPTION

The M74HC259 is a semiconductor integrated circuit consisting of eight latches and a demultiplexer which designates the latches with a 3-bit binary code.

FEATURES

- High-speed: 18ns typ. ($C_L=15\text{pF}$, $V_{CC}=5\text{V}$)
- Low power dissipation: $20\mu\text{W}/\text{package}$, max ($V_{CC}=5\text{V}$, $T_a=25^\circ\text{C}$, quiescent state)
- High noise margin: 30% of V_{CC} , min ($V_{CC}=4.5\text{V}$, 6V)
- Capable of driving 10 74LSTTL loads
- Wide operating voltage range: $V_{CC}=2\sim 6\text{V}$
- Wide operating temperature range: $T_a=-40\sim +85^\circ\text{C}$

APPLICATION


General purpose, for use in industrial and consumer digital equipment.

FUNCTIONAL DESCRIPTION

Use of silicon gate technology allows the M74HC259 to maintain the low power dissipation and high noise margin characteristics of the standard CMOS logic 4000B series while giving high-speed performance equivalent to the 74LS259.


The M74HC259 consists of a 3-bit binary-to-octal demultiplexer and eight latches. The following operational modes can be selected by combining the enable input E and reset input \bar{R} .

PIN CONFIGURATION (TOP VIEW)



- (1) 3-bit binary-to-octal decoder/demultiplexer (\bar{E} low, \bar{R} low)
- (2) Addressable latch (\bar{E} low, \bar{R} high)
- (3) Data input inhibit (\bar{E} high, \bar{R} high)
- (4) Direct reset (\bar{E} high, \bar{R} low)

When this device is used as a 3-bit binary-to-octal decoder/demultiplexer, and the select inputs $A_0\sim A_2$ are designated by a 3-bit binary number, the same signal as the data



8-BIT ADDRESSABLE LATCH/1-OF-8 DECODER

input D will appear in one of the outputs Q0~Q7 corresponding to that number and all the other outputs will be low. The latch does not operate in this mode. When used as an addressable latch and inputs A0~A2 are designated as above, the corresponding latch will be selected and the same signal as D will appear in the output. When \bar{E} changes from low to high (data inhibit mode), the

information from the data input D immediately before the change will be latched. When \bar{E} is low, the signal appearing in Q will be also changed if the signal D is changed. In the data input inhibit mode, Q0~Q7 will not change even if D is changed and the status before \bar{E} is high will be held. In the direct reset mode, all outputs will be reset to low, irrespective of the status of D or A0~A2.

FUNCTION TABLE (Note 1)

Operation mode	Inputs						Outputs							
	\bar{R}	\bar{E}	D	A0	A1	A2	Q0	Q1	Q2	Q3	Q4	Q5	Q6	Q7
Direct reset	L	H	X	X	X	X	L	L	L	L	L	L	L	L
3-bit binary-to-octal decoder/demultiplexer	L	L	L	L	L	L	L	L	L	L	L	L	L	L
	L	L	H	L	L	L	H	L	L	L	L	L	L	L
	L	L	L	H	L	L	L	L	L	L	L	L	L	L
	L	L	H	H	L	L	L	H	L	L	L	L	L	L
	⋮	⋮	⋮	⋮	⋮	⋮	⋮	⋮	⋮	⋮	⋮	⋮	⋮	⋮
	L	L	L	H	H	H	H	L	L	L	L	L	L	L
Data input suspension	H	H	X	X	X	X	Q0 ^o	Q1 ^o	Q2 ^o	Q3 ^o	Q4 ^o	Q5 ^o	Q6 ^o	Q7 ^o
Addressable latch	H	L	L	L	L	L	L	Q1 ^o	Q2 ^o	Q3 ^o	Q4 ^o	Q5 ^o	Q6 ^o	Q7 ^o
	H	L	H	L	L	L	H	Q1 ^o	Q2 ^o	Q3 ^o	Q4 ^o	Q5 ^o	Q6 ^o	Q7 ^o
	H	L	L	H	L	L	Q0 ^o	L	Q2 ^o	Q3 ^o	Q4 ^o	Q5 ^o	Q6 ^o	Q7 ^o
	H	L	H	H	L	L	Q0 ^o	H	Q2 ^o	Q3 ^o	Q4 ^o	Q5 ^o	Q6 ^o	Q7 ^o
	⋮	⋮	⋮	⋮	⋮	⋮	⋮	⋮	⋮	⋮	⋮	⋮	⋮	⋮
	H	L	L	H	H	H	Q0 ^o	Q1 ^o	Q2 ^o	Q3 ^o	Q4 ^o	Q5 ^o	Q6 ^o	L
H	L	H	H	H	H	Q0 ^o	Q1 ^o	Q2 ^o	Q3 ^o	Q4 ^o	Q5 ^o	Q6 ^o	H	

Note 1 : X : Irrelevant
Q^o : Output state Q before enable input changes

ABSOLUTE MAXIMUM RATINGS (T_a = -40~+85°C, unless otherwise noted)

Symbol	Parameter	Conditions	Ratings	Unit
V _{CC}	Supply voltage		-0.5~+7.0	V
V _I	Input voltage		-0.5~V _{CC} +0.5	V
V _O	Output voltage		-0.5~V _{CC} +0.5	V
I _{IK}	Input protection diode current	V _I < 0V	-20	mA
		V _I > V _{CC}	20	
I _{OK}	Output parasitic diode current	V _O < 0V	-20	mA
		V _O > V _{CC}	20	
I _O	Output current per output pin		±25	mA
I _{CC}	Supply/GND current	V _{CC} , GND	±50	mA
P _d	Power dissipation	(Note 2)	500	mW
T _{stg}	Storage temperature range		-65~+150	°C

Note 2 : M74HC259FP, T_a = -40~+70°C and T_a = 70~85°C are derated at -6mW/°C.
M74HC259DP, T_a = -40~+50°C and T_a = 50~85°C are derated at -5mW/°C.

RECOMMENDED OPERATING CONDITIONS (T_a = -40~+85°C)

Symbol	Parameter	Limits			Unit
		Min	Typ	Max	
V _{CC}	Supply voltage	2		6	V
V _I	Input voltage	0		V _{CC}	V
V _O	Output voltage	0		V _{CC}	V
T _{opr}	Operating temperature range	-40		+85	°C
t _r , t _f	Input risetime, falltime	V _{CC} = 2.0V	0	1000	ns
		V _{CC} = 4.5V	0	500	
		V _{CC} = 6.0V	0	400	

8-BIT ADDRESSABLE LATCH/1-OF-8 DECODER

ELECTRICAL CHARACTERISTICS

Symbol	Parameter	Test conditions	Limits					Unit	
			V _{CC} (V)	25°C			-40~+85°C		
				Min	Typ	Max	Min		Max
V _{IH}	High-level input voltage	V _O = 0.1V, V _{CC} = 0.1V I _O = 20μA	2.0	1.5			1.5		V
			4.5	3.15			3.15		
			6.0	4.2			4.2		
V _{IL}	Low-level input voltage	V _O = 0.1V, V _{CC} = 0.1V I _O = 20μA	2.0			0.5		0.5	V
			4.5			1.35		1.35	
			6.0			1.8		1.8	
V _{OH}	High-level output voltage	V _I = V _{IH} , V _{IL}	I _{OH} = -20μA	2.0	1.9		1.9		V
			I _{OH} = -20μA	4.5	4.4		4.4		
			I _{OH} = -20μA	6.0	5.9		5.9		
			I _{OH} = -4.0mA	4.5	4.18		4.13		
			I _{OH} = -5.2mA	6.0	5.68		5.63		
V _{OL}	Low-level output voltage	V _I = V _{IH} , V _{IL}	I _{OL} = 20μA	2.0			0.1	0.1	V
			I _{OL} = 20μA	4.5			0.1	0.1	
			I _{OL} = 20μA	6.0			0.1	0.1	
			I _{OL} = 4.0mA	4.5			0.26	0.33	
			I _{OL} = 5.2mA	6.0			0.26	0.33	
I _{IH}	High-level input current	V _I = 6V	6.0			0.1	1.0	μA	
I _{IL}	Low-level input current	V _I = 0V	6.0			-0.1	-1.0	μA	
I _{CC}	Quiescent supply current	V _I = V _{CC} , GND, I _O = 0μA	6.0			4.0	40.0	μA	

SWITCHING CHARACTERISTICS (V_{CC} = 5V, T_a = 25°C)

Symbol	Parameter	Test conditions	Limits			Unit
			Min	Typ	Max	
t _{TLH}	Low-level to high-level and high-level to low-level output transition time	C _L = 15pF (Note 4)			10	ns
t _{THL}					10	
t _{PLH}	Low-level to high-level and high-level to low-level output propagation time (D - Q)				32	ns
t _{PHL}					32	
t _{PLH}	Low-level to high-level and high-level to low-level output propagation time (A - Q)				38	ns
t _{PHL}					38	
t _{PLH}	Low-level to high-level and high-level to low-level output propagation time (E - Q)				35	ns
t _{PHL}					35	
t _{PHL}	High-level to low-level output propagation time (R - Q)			27	ns	

MITSUBISHI HIGH SPEED CMOS
M74HC259P/FP/DP

8-BIT ADDRESSABLE LATCH/1-OF-8 DECODER

SWITCHING CHARACTERISTICS ($V_{CC} = 2\sim 6V$, $T_a = -40\sim +85^\circ C$)

Symbol	Parameter	Test conditions	Limits					Unit	
			25°C			-40~+85°C			
			V _{CC} (V)	Min	Typ	Max	Min		Max
t _{TLH}	Low-level to high-level and high-level to low-level		2.0			75		95	ns
			4.5			15		19	
			6.0			13		16	
t _{THL}	output transition time		2.0			75		95	ns
			4.5			15		19	
			6.0			13		16	
t _{PLH}	Low-level to high-level and high-level to low-level		2.0			180		225	ns
			4.5			37		46	
			6.0			32		40	
t _{PHL}	output propagation time (D - Q)		2.0			180		225	ns
			4.5			37		46	
			6.0			32		40	
t _{PLH}	Low-level to high-level and high-level to low-level	C _L = 50pF (Note 4)	2.0			220		275	ns
			4.5			43		54	
			6.0			37		46	
t _{PHL}	output propagation time (A - Q)		2.0			220		275	ns
			4.5			43		54	
			6.0			37		46	
t _{PLH}	Low-level to high-level and high-level to low-level		2.0			200		250	ns
			4.5			40		50	
			6.0			35		44	
t _{PHL}	output propagation time (E - Q)		2.0			200		250	ns
			4.5			40		50	
			6.0			35		44	
t _{PHL}	High-level to low-level output propagation time (R - Q)		2.0			150		190	ns
			4.5			31		39	
			6.0			26		32	
C _I	Input capacitance				10		10	pF	
C _{PD}	Power dissipation capacitance (Note 3)			27				pF	


Note 3 : C_{PD} is the internal capacitance of the IC calculated from operation supply current under no-load conditions.
The power dissipated during operation under no-load conditions is calculated using the following formula:
 $P_D = C_{PD} \cdot V_{CC}^2 \cdot f_i + I_{CC} \cdot V_{CC}$

TIMING REQUIREMENTS ($V_{CC} = 2\sim 6V$, $T_a = -40\sim +85^\circ C$)

Symbol	Parameter	Test conditions	Limits					Unit	
			25°C			-40~+85°C			
			V _{CC} (V)	Min	Typ	Max	Min		Max
t _w	E, R pulse width		2.0	80			100		ns
			4.5	16			20		
			6.0	14			18		
t _{su}	A, D setup time with respect to E		2.0	100			125		ns
			4.5	20			25		
			6.0	15			19		
t _h	A, D hold time with respect to E		2.0	0			0		ns
			4.5	0			0		
			6.0	0			0		







8-BIT ADDRESSABLE LATCH/1-OF-8 DECODER

Note 4 : Test Circuit



- (1) The pulse generator (PG) has the following characteristics (10%~90%): $t_r = 6\text{ns}$, $t_f = 6\text{ns}$
- (2) The capacitance C_L includes stray wiring capacitance and the probe input capacitance.

TIMING DIAGRAM



MITSUBISHI HIGH SPEED CMOS
PACKAGE OUTLINES




6249827 MITSUBISHI (DGTL LOGIC)

91D 12849

D T-90-20




TYPE 14P4 14-PIN MOLDED PLASTIC DIP

Dimension in mm



TYPE 16P4 16-PIN MOLDED PLASTIC DIP



Dimension in mm



MITSUBISHI HIGH SPEED CMOS
PACKAGE OUTLINES

6249827 MITSUBISHI (DGTL LOGIC)

91D 12850 D.T-90-20



2933

G-02

1-52







MITSUBISHI ELECTRIC CO. TOKYO, JAPAN



MITSUBISHI HIGH SPEED CMOS
PACKAGE OUTLINES

6249827 MITSUBISHI (DGTL LOGIC)

91D 12851 D T-90.20








MITSUBISHI ELECTRIC

MITSUBISHI HIGH SPEED CMOS
PACKAGE OUTLINES

6249827 MITSUBISHI (DGTL LOGIC)

91D 12854 D T-90-20



Vertical text on the left margin.