


CD54/74HC153 CD54/74HCT153

High-Speed CMOS Logic



FUNCTIONAL DIAGRAM

Dual 4-Input Multiplexer

Type Features:

- Common select inputs
- Separate enable inputs
- Buffered inputs and outputs

The RCA-CD54/74HC153 and CD54/74HCT153 are dual 4-to-1-line selector/multiplexers which select one of four sources for each section by the common select inputs, S0 and S1. When the enable inputs (1E, 2E) are HIGH, the outputs are in the LOW state.

The CD54HC/HCT153 are supplied in 16-lead hermetic dual-in-line ceramic packages (F suffix). The CD74HC/HCT153 are supplied in 16-lead dual-in-line plastic packages (E suffix) and in 16-lead dual-in-line surface mount plastic packages (M suffix). Both types are also available in chip form (H suffix).

Family Features:


- Fanout (Over Temperature Range):
Standard Outputs - 10 LSTTL Loads
Bus Driver Outputs - 15 LSTTL Loads
- Wide Operating Temperature Range:
CD74HC/HCT/HCU: -40 to +85°C
- Balanced Propagation Delay and Transition Times
- Significant Power Reduction Compared to LSTTL Logic ICs
- Alternate Source is Philips/Signetics
- CD54HC/CD74HC Types:
2 to 6 V Operation
High Noise Immunity:
 $N_{IL} = 30\%$, $N_{IH} = 30\%$ of V_{CC} ; @ $V_{CC} = 5V$
- CD54HCT/CD74HCT Types:
4.5 to 5.5 V Operation
Direct LSTTL Input Logic Compatibility
 $V_{IL} = 0.8V$ Max., $V_{IH} = 2V$ Min.
CMOS Input Compatibility
 $I_1 \leq 1 \mu A$ @ V_{OL} , V_{OH}

TRUTH TABLE

Select Inputs		Data Inputs				Enable	Output
S ₁	S ₀	I ₀	I ₁	I ₂	I ₃	E	Y
X	X	X	X	X	X	H	L
L	L	L	X	X	X	L	L
L	L	H	X	X	X	L	H
L	H	X	L	X	X	L	L
L	H	X	H	X	X	L	H
H	L	X	X	L	X	L	L
H	L	X	X	H	X	L	H
H	H	X	X	X	L	L	L
H	H	X	X	X	H	L	H

Select inputs A and B are common to both sections.
H = High Level, L = Low Level, X = Don't Care.

LOGIC DIAGRAM



92CS-39825

TERMINAL ASSIGNMENT

CD54/74HC153 CD54/74HCT153




Fig. 1 - Logic diagram.

MAXIMUM RATINGS, Absolute-Maximum Values:

DC SUPPLY-VOLTAGE, (V _{CC}):	
(Voltages referenced to ground)	-0.5 to + 7 V
DC INPUT DIODE CURRENT, I _{IK} (FOR V _i < -0.5 V OR V _i > V _{CC} + 0.5V)	±20mA
DC OUTPUT DIODE CURRENT, I _{OK} (FOR V _o < -0.5 V OR V _o > V _{CC} + 0.5V)	±20mA
DC DRAIN CURRENT, PER OUTPUT (I _O) (FOR -0.5 V < V _o < V _{CC} + 0.5V)	±25mA
DC V _{CC} OR GROUND CURRENT (I _{CC})	±50mA
POWER DISSIPATION PER PACKAGE (P _D):	
For T _A = -40 to +60°C (PACKAGE TYPE E)	500 mW
For T _A = +60 to +85°C (PACKAGE TYPE E)	Derate Linearly at 8 mW/°C to 300 mW
For T _A = -55 to +100°C (PACKAGE TYPE F, H)	500 mW
For T _A = +100 to +125°C (PACKAGE TYPE F, H)	Derate Linearly at 8 mW/°C to 300 mW
For T _A = -40 to +70°C (PACKAGE TYPE M)	400 mW
For T _A = +70 to +125°C (PACKAGE TYPE M)	Derate Linearly at 6 mW/°C to 70 mW
OPERATING-TEMPERATURE RANGE (T _A):	
PACKAGE TYPE F, H	-55 to +125°C
PACKAGE TYPE E, M	-40 to +85°C
STORAGE TEMPERATURE (T _{stg})	-65 to +150°C
LEAD TEMPERATURE (DURING SOLDERING):	
At distance 1/16 ± 1/32 in. (1.59 ± 0.79 mm) from case for 10 s max.	+265°C
Unit inserted into a PC Board (min. thickness 1/16 in., 1.59 mm) with solder contacting lead tips only	+300°C

CD54/74HC153 CD54/74HCT153

STATIC ELECTRICAL CHARACTERISTICS

CHARACTERISTIC	CD74HC153/CD54HC153										CD74HCT153/CD54HCT153								UNITS														
	TEST CONDITIONS			74HC/54HC TYPES			74HC TYPE		54HC TYPE		TEST CONDITIONS		74HCT/54HCT TYPES			74HCT TYPE		54HCT TYPE															
	V _I V	I _O mA	V _{CC} V	+25°C			-40/ +85°C		-55/ +125°C		V _I V	V _{CC} V	+25°C			-40/ +85°C		-55/ +125°C															
				Min	Typ	Max	Min	Max	Min	Max			Min	Typ	Max	Min	Max	Min		Max													
High-Level Input Voltage V _{ih}			2	1.5	—	—	1.5	—	1.5	—	—	4.5									V												
			4.5	3.15	—	—	3.15	—	3.15	—			2	—	—	2	—	2	—														
			6	4.2	—	—	4.2	—	4.2	—			5.5																				
Low-Level Input Voltage V _{il}			2	—	—	0.5	—	0.5	—	0.5	—	4.5									V												
			4.5	—	—	1.35	—	1.35	—	1.35	—	—	to	—	—	0.8	—	0.8	—	0.8													
			6	—	—	1.8	—	1.8	—	1.8	—	5.5																					
High-Level Output Voltage V _{oh}	V _L	-0.02	2	1.9	—	—	1.9	—	1.9	—	V _L	4.5	4.4	—	—	4.4	—	4.4	—	4.4	—	V											
or CMOS Loads	V _{ih}		4.5	4.4	—	—	4.4	—	4.4	—	4.4																						
or TTL Loads	V _L		6	5.9	—	—	5.9	—	5.9	—	5.9																						
	V _L	-4	4.5	3.98	—	—	3.84	—	3.7	—	V _L	4.5	3.98	—	—	3.84	—	3.7	—	3.7	—	V											
or	V _{ih}		6	5.48	—	—	5.34	—	5.2	—	5.2																						
	V _{ih}		5.2	6	—	—	0.26	—	0.33	—	0.4																						
Low-Level Output Voltage V _{ol}	V _L	0.02	2	—	—	0.1	—	0.1	—	0.1	V _L	4.5	—	—	0.1	—	0.1	—	0.1	—	0.1	V											
or CMOS Loads	V _{ih}		4.5	—	—	0.1	—	0.1	—	0.1																							
or TTL Loads	V _L		6	—	—	0.1	—	0.1	—	0.1																							
	V _L	4	4.5	—	—	0.26	—	0.33	—	0.4	V _L	4.5	—	—	0.26	—	0.33	—	0.4	—	0.4	V											
or	V _{ih}		6	—	—	0.26	—	0.33	—	0.4																							
	V _{ih}		5.2	6	—	—	0.26	—	0.33	—	0.4																						
Input Leakage Current I _i	V _{CC}	6	—	—	±0.1	—	±1	—	±1	Any Voltage Between V _{CC} & Gnd	5.5	—	—	±0.1	—	±1	—	±1	—	±1	µA												
or Gnd	Gnd																																
Quiescent Device Current I _{CC}	V _{CC}	0	6	—	—	8	—	80	—	160	V _{CC}	5.5	—	—	8	—	80	—	160	—	160	µA											
or Gnd	Gnd																																
Additional Quiescent Device Current per input pin: 1 unit load ΔI _{CC} *											V _{CC} -2.1	4.5	to	—	100	360	—	450	—	490	µA												
												5.5																					

*For dual-supply systems theoretical worst case (V_I = 2.4 V, V_{CC} = 5.5 V) specification is 1.8 mA.

HCT Input Loading Table

Input	Unit Loads*
DATA	0.45
ENABLE	0.6
SELECT	1.35

*Unit Load is ΔI_{CC} limit specified in Static Characteristic Chart, e.g., 360 µA max. @ 25°C.

CD54/74HC153

CD54/74HCT153

RECOMMENDED OPERATING CONDITIONS:

For maximum reliability, nominal operating conditions should be selected so that operation is always within the following ranges:

CHARACTERISTIC	LIMITS		UNITS
	MIN.	MAX.	
Supply-Voltage Range (For T_A = Full Package-Temperature Range) V_{CC} .* CD54/74HC Types CD54/74HCT Types	2 4.5	6 5.5	V
DC Input or Output Voltage V_i, V_o	0	V_{CC}	V
Operating Temperature T_A : CD74 Types CD54 Types	-40 -55	+85 +125	°C
Input Rise and Fall Times t_r, t_f at 2 V at 4.5 V at 6 V	0 0 0	1000 500 400	ns

*Unless otherwise specified, all voltages are referenced to Ground.

SWITCHING CHARACTERISTICS ($V_{CC} = 5 V, T_A = 25^\circ C$, Input $t_r, t_f = 6 ns$)

CHARACTERISTIC	CL (pF)	TYPICAL VALUES		UNITS
		HC	HCT	
Propagation Delay, Select to Outputs t_{PHL}, t_{PLH}	15	13	14	ns
Data to Outputs t_{PLH}	15	12	9	
t_{PHL}	15	12	14	
Enable to Outputs t_{PLH}, t_{PHL}	15	9	11	
Power Dissipation Capacitance* C_{PD}	—	45	45	pF

* C_{PD} is used to determine the dynamic power consumption, per multiplexer.


$$P_D = V_{CC} \cdot f_i (C_{PD} + C_L)$$

where: f_i = input frequency
 C_L = output load capacitance
 V_{CC} = supply voltage

SWITCHING CHARACTERISTICS ($C_L = 50 pF$, Input $t_r, t_f = 6 ns$)

CHARACTERISTIC	V_{CC}	25°C				-40°C to +85°C				-55°C to +125°C				UNITS
		HC		HCT		74HC		74HCT		54HC		54HCT		
		Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
Propagation Delay, S to Y t_{PLH} t_{PHL}	2	—	160	—	—	—	200	—	—	—	240	—	—	ns
	4.5	—	32	—	34	—	40	—	43	—	48	—	51	
	6	—	27	—	—	—	34	—	—	—	41	—	—	
I to Y t_{PLH}	2	—	145	—	—	—	180	—	—	—	220	—	—	
	4.5	—	29	—	24	—	36	—	30	—	44	—	36	
	6	—	25	—	—	—	31	—	—	—	38	—	—	
I to Y t_{PHL}	2	—	145	—	—	—	180	—	—	—	220	—	—	
	4.5	—	29	—	34	—	36	—	43	—	44	—	51	
	6	—	25	—	—	—	31	—	—	—	38	—	—	
\bar{E} to Y t_{PLH} t_{PHL}	2	—	120	—	—	—	150	—	—	—	180	—	—	
	4.5	—	24	—	27	—	30	—	34	—	36	—	41	
	6	—	20	—	—	—	26	—	—	—	31	—	—	
Output Transition Time t_{TLH} t_{THL}	2	—	75	—	—	—	95	—	—	—	110	—	—	
	4.5	—	15	—	15	—	19	—	19	—	22	—	22	
	6	—	13	—	—	—	16	—	—	—	19	—	—	
Input Capacitance C_i		—	10	—	10	—	10	—	10	—	10	—	10	pF

CD54/74HC153
CD54/74HCT153



	54/74HC	54/74HCT
Input Level	V_{CC}	3V
Switching Voltage, V_S	50% V_{CC}	1.3 V

Fig. 2 - Transition and propagation delay times.

