# **CXK77B3640GB**

4Mb Late Write HSTL High Speed Synchronous SRAM (128K x 36 Organization)

#### **Description**

The CXK77B3640 is a high speed BiCMOS synchronous static RAM with common I/O pins, organized as 131,072-words by 36-bits. This synchronous SRAM integrates input registers, high speed RAM, output registers/latches, and a one-deep write buffer onto a single monolithic IC. Four different read protocols - Register-Register (R-R), Register-Latch (R-L), Register-Flow Thru (R-FT), and Dual Clock (DC), and an enhanced write protocol - Late (Delayed) Write (LW), are supported, providing a flexible, high-performance user interface.

All input signals except  $\overline{G}$  (Output Enable) and ZZ (Sleep Mode) are registered on the positive edge of K clock.

Read cycles can be controlled in one of four ways - with registered outputs in Register-Register mode, with latched outputs in Register-Latch mode, with flow-through outputs in Register-Flow Thru mode, or with registered outputs using a dedicated output control clock (C clock) in Dual Clock mode. The read protocol is user-selectable through external mode pins M1 and M2.

Write cycles follow a Late Write protocol, where data is provided to the SRAM one clock cycle after the address and control signals, eliminating one dead cycle from Read-to-Write transitions. In this scheme, when a write cycle is initiated, the address and data stored in the SRAM's write buffer during the previous write cycle are directed to the SRAM's memory core, while, simultaneously, the address and data from the current write cycle are stored in the SRAM's write buffer. In both Register-Latch and Register-Flow Thru modes, when  $\overline{SW}$  (Global Write Enable) is driven active, the subsequent positive edge of K clock tristates the SRAM's output drivers immediately, allowing consecutive Read-Write-Read operations. The write cycle is internally self-timed, which eliminates complex off-chip write pulse generation and provides increased flexibility for incoming signals.

The output drivers are series terminated, and the output impedance is programmable through an external impedance matching resistor RQ. By connecting RQ between ZQ and  $V_{SS}$ , the output impedance of all 36 DQ pins can be precisely controlled.

Sleep (power down) mode control is provided through the asynchronous ZZ input. 250 MHz operation is obtained from a single 3.3V power supply. JTAG boundary scan interface is provided using a subset of IEEE standard 1149.1 protocol.

#### **Features**

		R-R Mode	R-L, R-FT Modes	DC Mode
•	Fast Cycle/Access Time	$t_{ m KHKH}$ / $t_{ m KHQV}$	$t_{KHKH} / t_{KHQV}$	$t_{KHKH} / t_{KHQV}$
	CXK77B3640 -4A	3.8ns / 2.3ns	4.8ns / 4.8ns	4.0ns / 5.2ns
	-4	3.8ns / 2.3ns	5.3ns / 5.3ns	4.0ns / 5.2ns
	-45A	3.8ns / 2.3ns	5.3ns / 5.3ns	4.5ns / 6.0ns
	-45	4.8ns / 2.5ns	6.5ns / 6.5ns	4.5ns / 6.5ns


- 4 synchronous modes of operation, selectable by mode pins:
   Register-Register; Register-Latch; Register-Flow Thru; Dual Clock
- Single +3.3V power supply:  $3.3V \pm 5\%$
- Dedicated output supply voltage: V<sub>DDQ</sub> (1.5V typical)
- Inputs and outputs are HSTL / extended HSTL compatible.
- Differential clock input (K/K, C/C).
- All inputs (except asynchronous  $\overline{G}$  and ZZ) and outputs are registered on a single clock edge.
- · Byte Write capability.
- Late Write scheme to eliminate one dead cycle from Read-to-Write transitions.
- · Self-timed write cycles.
- Sleep (power down) mode.
- JTAG boundary scan (subset of IEEE standard 1149.1).
- 119 pin (7x17) Plastic Ball Grid Array (PBGA) package.

## **Pin Configuration (Top View)**

	1	2	3	4	5	6	7
A	V <sub>DDQ</sub>	SA6	SA7	NC	SA3	SA2	V <sub>DDQ</sub>
В	NC	NC	SA8	NC	SA4	NC	NC
C	NC	SA12	SA5	$V_{\mathrm{DD}}$	SA0	SA13	NC
D	DQ7c	DQ8c	V <sub>SS</sub>	ZQ	V <sub>SS</sub>	DQ8b	DQ7b
E	DQ5c	DQ6c	$V_{SS}$	SS	$V_{SS}$	DQ6b	DQ5b
F	V <sub>DDQ</sub>	DQ4c	V <sub>SS</sub>	G	$V_{SS}$	DQ4b	V <sub>DDQ</sub>
G	DQ2c	DQ3c	SBWc	C	<b>SBW</b> b	DQ3b	DQ2b
Н	DQ0c	DQ1c	$V_{SS}$	С	$V_{SS}$	DQ1b	DQ0b
J	$V_{\mathrm{DDQ}}$	$V_{\mathrm{DD}}$	$V_{ m REF}$	$V_{ m DD}$	$V_{ m REF}$	$V_{ m DD}$	$V_{\mathrm{DDQ}}$
J K	V <sub>DDQ</sub> DQ0d	V <sub>DD</sub> DQ1d	V <sub>REF</sub>	V <sub>DD</sub> K	V <sub>REF</sub>	V <sub>DD</sub> DQ1a	V <sub>DDQ</sub> DQ0a
	-						
K	DQ0d	DQ1d	V <sub>SS</sub>	K	V <sub>SS</sub>	DQ1a	DQ0a
K L	DQ0d DQ2d	DQ1d DQ3d	V <sub>SS</sub>	K	V <sub>SS</sub>	DQ1a DQ3a	DQ0a DQ2a
K L M	DQ0d DQ2d V <sub>DDQ</sub>	DQ1d DQ3d DQ4d	V <sub>SS</sub> SBWd V <sub>SS</sub>	K K SW	V <sub>SS</sub> SBWa V <sub>SS</sub>	DQ1a DQ3a DQ4a	DQ0a DQ2a V <sub>DDQ</sub>
K L M N	DQ0d DQ2d V <sub>DDQ</sub> DQ5d	DQ1d DQ3d DQ4d DQ6d	V <sub>SS</sub> SBWd V <sub>SS</sub> V <sub>SS</sub>	K K SW SA14	V <sub>SS</sub> SBWa V <sub>SS</sub> V <sub>SS</sub>	DQ1a DQ3a DQ4a DQ6a	DQ0a DQ2a V <sub>DDQ</sub> DQ5a
K L M N	DQ0d DQ2d V <sub>DDQ</sub> DQ5d DQ7d	DQ1d DQ3d DQ4d DQ6d DQ8d	V <sub>SS</sub> SBWd  V <sub>SS</sub> V <sub>SS</sub> V <sub>SS</sub>	K K SW SA14 SA11	V <sub>SS</sub> SBWa  V <sub>SS</sub> V <sub>SS</sub> V <sub>SS</sub>	DQ1a DQ3a DQ4a DQ6a DQ8a	DQ0a DQ2a V <sub>DDQ</sub> DQ5a DQ7a

# **Pin Description**

Symbol	Description	Symbol	Description	Symbol	Description
SA	Address Input (0-16)	G	Async. Output Enable	$V_{\mathrm{DDQ}}$	Output Power Supply
DQ	Data I/O (0-8), Bytes a-d	ZZ	Async. Sleep Mode	V <sub>SS</sub>	Ground
K,K	Differential Input Clocks	TCK	JTAG Clock (LVTTL)	V <sub>REF</sub>	Input Reference Voltage
C,C	Differential Output Control Clocks	TMS	JTAG Mode Select (LVTTL)	ZQ	Output Impedance Control Resistor Input
sw	Write Enable, Global	TDI	JTAG Data In (LVTTL)	M1,M2	Mode Select
SBWx	Write Enable, Bytes a-d	TDO	JTAG Data Out (LVTTL)	NC	No Connect
SS	Synchronous Select	$V_{\mathrm{DD}}$	+3.3V Power Supply		



## •Truth Tables

## Register - Register Mode

ZZ	SS (t <sub>n</sub> )	SW (t <sub>n</sub> )	SBW <sub>x</sub> (t <sub>n</sub> )	G	Mode	DQ <sub>0-35</sub> (t <sub>n</sub> )	$DQ_{0-35} (t_{n+1})$	V <sub>DD</sub> Current
Н	X	X	X	X	Sleep Mode. Power Down	Hi - Z	Hi - Z	$I_{SB}$
L	Н	X	X	X	Deselect	X	Hi - Z	$I_{\mathrm{DD}}$
L	L	Н	X	Н	Read	Hi - Z	Hi - Z	$I_{\mathrm{DD}}$
L	L	Н	X	L	Read	X	Q(t <sub>n</sub> )	$I_{\mathrm{DD}}$
L	L	L	L	X	Write All Bytes (Bits 0-35)	X	D(t <sub>n</sub> )	$I_{\mathrm{DD}}$
L	L	L	X	X	Write Bytes With SBWx=L	X	D(t <sub>n</sub> )	$I_{\mathrm{DD}}$
L	L	L	Н	X	Abort Write	X	Hi - Z	$I_{\mathrm{DD}}$

## Register - Latch and Register - Flow Thru Mode

ZZ	<b>SS</b> (t <sub>n</sub> )	SW (t <sub>n</sub> )	SBW <sub>X</sub> (t <sub>n</sub> )	G	Mode	DQ <sub>0-35</sub> (t <sub>n</sub> )	DQ <sub>0-35</sub> (t <sub>n+1</sub> )	V <sub>DD</sub> Current
Н	X	X	X	X	Sleep Mode. Power Down	Hi - Z	Hi - Z	$I_{SB}$
L	Н	X	X	X	Deselect	Hi - Z	X	$I_{\mathrm{DD}}$
L	L	Н	X	Н	Read	Hi - Z	Hi - Z	$I_{\mathrm{DD}}$
L	L	Н	X	L	Read	Q(t <sub>n</sub> )	X	$I_{\mathrm{DD}}$
L	L	L	L	X	Write All Bytes (Bits 0-35)	Hi - Z	D(t <sub>n</sub> )	$I_{\mathrm{DD}}$
L	L	L	X	X	Write Bytes With SBWx=L	Hi - Z	D(t <sub>n</sub> )	$I_{\mathrm{DD}}$
L	L	L	Н	X	Abort Write	Hi - Z	X	$I_{\mathrm{DD}}$

### **Dual Clock Mode**

ZZ	SS (t <sub>n</sub> )	SW (t <sub>n</sub> )	SBWx (t <sub>n</sub> )	G	Mode	DQ <sub>0-35</sub> (t <sub>n</sub> )	DQ <sub>0-35</sub> (t <sub>n+1</sub> )	V <sub>DD</sub> Current
Н	X	X	X	X	Sleep Mode. Power Down	Hi - Z	Hi - Z	$I_{SB}$
L	Н	X	X	X	Deselect	Hi - Z	X	$I_{\mathrm{DD}}$
L	L	Н	X	Н	Read	Hi - Z	Hi - Z	$I_{\mathrm{DD}}$
L	L	Н	X	L	Read	Q(t <sub>n</sub> )	X	$I_{\mathrm{DD}}$
L	L	L	L	X	Write All Bytes (Bits 0-35)	Hi - Z	D(t <sub>n</sub> )	$I_{\mathrm{DD}}$
L	L	L	X	X	Write Bytes With SBWx=L	Hi - Z	D(t <sub>n</sub> )	$I_{\mathrm{DD}}$
L	L	L	Н	X	Abort Write	Hi - Z	Hi - Z	$I_{\mathrm{DD}}$

#### Mode Select

This device supports four different JEDEC standard read protocols via mode pins M1 and M2. The mode pins must be set during power-up and cannot change during SRAM operation.

#### **Mode Select Truth Table.**

	M1	M2
Register-Register	L	Н
Register-Flow Thru	L	L
Register-Latch	Н	L
Dual Clock	Н	Н

### Power-Up Sequence

Power supplies must power up in the following sequence:  $V_{SS}$ ,  $V_{DD}$ ,  $V_{DDQ}$ ,  $V_{REF}$ , and Inputs.  $V_{DDO}$  must never exceed  $V_{DD}$ .

## •Absolute Maximum Ratings<sup>(1)</sup>

Item	Symbol	Rating	Unit
Supply Voltage	V <sub>DD</sub>	-0.5 to +4.6	V
Output Supply Voltage	V <sub>DDQ</sub>	-0.5 to +4.6	V
Input Voltage	V <sub>IN</sub>	-0.5 to V <sub>DD</sub> +0.5 (4.6V max.)	V
Output Voltage	V <sub>OUT</sub>	-0.5 to V <sub>DDQ</sub> +0.5 (4.6V max.)	V
Operating Temperature	$T_{A}$	0 to 70	°C
Junction Temperature	$T_{\mathrm{J}}$	0 to 110	°C
Storage Temperature	T <sub>stg</sub>	-55 to 150	°C

<sup>(1)</sup> Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only, and functional operation of the device at these or any other conditions other than those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

### •DC Recommended Operating Conditions.

 $(V_{SS} = 0V, T_A = 0 \text{ to } 70^{\circ}\text{C})$ 

Item	Symbol	Min	Тур	Max	Unit
Supply Voltage	V <sub>DD</sub>	3.13	3.3	3.47	V
Output Supply Voltage	$V_{\mathrm{DDQ}}$	1.4		1.6 <sup>(3)</sup>	V
Input Reference Voltage	$V_{REF}$	0.5		1.0	V
Input High Voltage	V <sub>IH</sub>	$V_{REF} + 0.2$		$V_{DDQ} + 0.3^{(1)}$	V
Input Low Voltage	V <sub>IL</sub>	-0.3 <sup>(2)</sup>		V <sub>REF</sub> - 0.2	V
Input High Voltage - Test Mode	$V_{TIH}$	2.0		V <sub>DDQ</sub> +0.3	V
Input Low Voltage - Test Mode	V <sub>TIL</sub>	-0.3		0.8	V
Clock Input Signal Voltage	V <sub>IN</sub>	-0.3		V <sub>DDQ</sub> +0.3	V
Clock Input Differential Voltage	V <sub>DIF</sub>	0.4		V <sub>DDQ</sub> +0.6	V
Clock Input Common Mode Voltage	$V_{CM}$	0.5	0.75	1.0	V
Clock Input Cross Point Voltage	$V_{\rm X}$	0.5	0.75	1.0	V
Output Impedance Control Resistor	RQ	175	250	350	Ω

 $<sup>^{(1)}</sup>$  V  $_{IH}$  (Max) AC = V  $_{DD}$  +1.5 V for pulse width less than 2.0 ns.  $^{(2)}$  V  $_{IL}$  (Min) AC = -1.5 V for pulse width less than 2.0 ns.

### •I/O Capacitance

 $(T_A = 25^{\circ}C, f = 1 \text{ MHz})$ 

Item	Symbol	Test conditions	Min	Max	Unit
Input Capacitance	$C_{IN}$	$V_{IN} = 0V$		6	pF
Clock Input Capacitance	$C_{CLK}$	$V_{IN} = 0V$		6	pF
Output Capacitance	$C_{OUT}$	$V_{OUT} = 0V$		7	pF

Note: These parameters are sampled and are not 100% tested.

#### •Programmable Impedance Output Drivers

This device has programmable impedance output drivers. The output impedance is controlled by an external resistor, RQ, connected between the SRAM's ZQ pin and V<sub>SS</sub>, and is equal to one-fifth the value of this resistor. For output impedance matching within a ±7.5% tolerance, RQ must be in the range of  $175\Omega$  to  $350\Omega$  For maximum output drive, the ZQ pin can be connected directly to  $V_{SS}$ . For minimum output drive, the ZQ pin can be left open or connected to V<sub>DDO</sub>. The output impedance is updated whenever the drivers are in a Hi-Z state. At power up, 8192 clock cycles followed by a write or deselect operation are required to ensure that the output impedance has reached its desired value. After power up, periodic updates of the output impedance, via a write or deselect operation, are also required.

<sup>(3)</sup> Extended V<sub>DDO</sub> support up to 2.0V is available - please contact marketing.

#### •DC Electrical Characteristics

$$(V_{DD}$$
 = 3.3V  $\pm$  5%,  $V_{SS}$  = 0V,  $T_A$  = 0 to 70°C)

Item	Symbol	Test Conditions	Min	Тур	Max	Unit
Input Leakage Current	$I_{LI}$	$V_{IN} = V_{SS}$ to $V_{DD}$	-1		1	uA
Output Leakage Current	$I_{LO}$	$V_{OUT} = V_{SS}$ to $V_{DD}$ $G = V_{IH}$	-10		10	uA
Power Supply Operating Current	I <sub>DD</sub> <sup>4</sup>	$Cycle = 6.0ns$ $Duty = 100\%$ $I_{OUT} = 0 \text{ mA}$		675		mA
Power Supply Operating Current	I <sub>DD</sub> <sup>4</sup>	$Cycle = 5.0ns$ $Duty = 100\%$ $I_{OUT} = 0 \text{ mA}$		715		mA
Power Supply Operating Current	I <sub>DD</sub> <sup>4</sup>	$Cycle = 4.5ns$ $Duty = 100\%$ $I_{OUT} = 0 \text{ mA}$		735		mA
Power Supply Operating Current	I <sub>DD</sub> <sup>4</sup>	$Cycle = 4.0ns$ $Duty = 100\%$ $I_{OUT} = 0 \text{ mA}$		760		mA
Power Supply Standby Current	$I_{SB}$	$ZZ \ge V_{IH}$		60		mA
Output High Voltage	V <sub>OH</sub>	$I_{OH} = -6.0 \text{ mA}$ $RQ=250\Omega$	V <sub>DDQ</sub> -0.4			V
Output Low Voltage	V <sub>OL</sub>	$I_{OL} = 6.0 \text{ mA}$ $RQ = 250\Omega$			0.4	V
Output Driver Impedance	R <sub>OUT</sub> <sup>1,2,3</sup>	$V_{OH} = V_{DDQ}/2$ $V_{OL} = V_{DDQ}/2$	(RQ/5)* 0.925	RQ/5	(RQ/5)* 1.075	Ω

<sup>1.</sup> RQ needs to be in the range of  $175\Omega$  to  $350\Omega$  for proper control of the value of  $R_{OUT}$ .

 $<sup>1.1 \</sup>text{ R}_{\text{OUT}} \le 38\Omega \ (1.075 * 175\Omega/5) \text{ when RQ} \le 175\Omega$ 

 $<sup>1.2 \</sup>text{ R}_{OUT} \ge 64\Omega \text{ } (0.925 * 350\Omega/5) \text{ when } RQ \ge 350\Omega$ 

<sup>2.</sup> For maximum output drive, ZQ pin can be tied directly to  $V_{SS}$ . The output impedance is as described in note 1.1.

<sup>3.</sup> For minimum output drive, ZQ pin can be no connect or tied to  $V_{\rm DDQ}$ . The output impedance is as described in note 1.2.

<sup>4.</sup> Typical  $I_{DD}$  values measured at  $V_{DD}$  = 3.3V and  $T_A$  = 25°C, with a 75% read / 25% write operation distribution.

## •AC Electrical Characteristics (Register-Register Mode)

Ta	C11	-4	-A		4	-4:	5A	-4	<b>1</b> 5	T I
Item	Symbol	Min	Max	Min	Max	Min	Max	Min	Max	Unit
Cycle Time	t <sub>KHKH</sub>	3.8		3.8		3.8		4.8		ns
Clock High Pulse Width	t <sub>KHKL</sub>	1.5		1.5		1.5		1.5		ns
Clock Low Pulse Width	t <sub>KLKH</sub>	1.5		1.5		1.5		1.5		ns
Address Setup Time	t <sub>AVKH</sub>	0.5		0.5		0.5		0.5		ns
Address Hold Time	t <sub>KHAX</sub>	1.0		1.0		1.0		1.0		ns
Write Enables Setup Time	t <sub>WVKH</sub>	0.5		0.5		0.5		0.5		ns
Write Enables Hold Time	t <sub>KHWX</sub>	1.0		1.0		1.0		1.0		ns
Synchronous Select Setup Time	t <sub>SVKH</sub>	0.5		0.5		0.5		0.5		ns
Synchronous Select Hold Time	t <sub>KHSX</sub>	1.0		1.0		1.0		1.0		ns
Data Input Setup Time	t <sub>DVKH</sub>	0.5		0.5		0.5		0.5		ns
Data Input Hold Time	t <sub>KHDX</sub>	1.0		1.0		1.0		1.0		ns
Clock High to Output Valid	t <sub>KHQV</sub>		2.3		2.3		2.3		2.5	ns
Clock High to Output Hold	t <sub>KHQX</sub> *2	0.7		0.7		0.7		0.7		ns
Clock High to Output Low-Z	t <sub>KHQX1</sub> *2	0.7		0.7		0.7		0.7		ns
Clock High to Output High-Z	t <sub>KHQZ</sub> *2		2.3		2.3		2.3		2.5	ns
Output Enable Low to Output Valid	t <sub>GLQV</sub>		2.3		2.3		2.3		2.5	ns
Output Enable Low to Output Low-Z	t <sub>GLQX</sub> *2	0.5		0.5		0.5		0.5		ns
Output Enable High to Output High-Z	t <sub>GHQZ</sub> *2		2.3		2.3		2.3		2.3	ns
Sleep Mode Enable Time	t <sub>ZZE</sub> *2		20.0		20.0		20.0		20.0	ns
Sleep Mode Recovery Time	t <sub>ZZR</sub> *2	20.0		20.0		20.0		20.0		ns

<sup>1.</sup> All parameters are specified over the range  $T_{\mbox{\scriptsize A}}=0$  to  $70^{\mbox{\scriptsize o}}\mbox{\scriptsize C}.$ 

<sup>2.</sup> These parameters are sampled and are not 100% tested.

## •AC Electrical Characteristics (Register-Latch & Register-Flow Thru Modes)

Tarms	Samuele el	-4	·A	-	4	-4:	5A	-4	15	Unit
Item	Symbol	Min	Max	Min	Max	Min	Max	Min	Max	Omi
Cycle Time	t <sub>KHKH</sub>	4.8		5.3		5.3		6.5		ns
Clock High Pulse Width	t <sub>KHKL</sub>	1.5		1.5		1.5		1.5		ns
Clock Low Pulse Width	t <sub>KLKH</sub>	1.5		1.5		1.5		1.5		ns
Address Setup Time	t <sub>AVKH</sub>	0.4*3		0.5		0.5		0.5		ns
Address Hold Time	t <sub>KHAX</sub>	0.8*3		1.0		1.0		1.0		ns
Write Enables Setup Time	t <sub>WVKH</sub>	0.4*3		0.5		0.5		0.5		ns
Write Enables Hold Time	t <sub>KHWX</sub>	0.8*3		1.0		1.0		1.0		ns
Synchronous Select Setup Time	t <sub>SVKH</sub>	0.4*3		0.5		0.5		0.5		ns
Synchronous Select Hold Time	t <sub>KHSX</sub>	0.8*3		1.0		1.0		1.0		ns
Data Input Setup Time	t <sub>DVKH</sub>	0.4*3		0.5		0.5		0.5		ns
Data Input Hold Time	t <sub>KHDX</sub>	0.8*3		1.0		1.0		1.0		ns
Clock High to Output Valid	t <sub>KHQV</sub>		4.8		5.3		5.3		6.5	ns
Clock High to Output Hold (R-FT mode only)	t <sub>KHQX</sub> *2	2.0		2.0		2.0		2.0		ns
Clock High to Output Low-Z (R-FT mode only)	t <sub>KHQX1</sub> *2	2.5		2.5		2.5		3.0		ns
Clock Low to Output Valid (R-L mode only)	t <sub>KLQV</sub>		2.2		2.3		2.5		2.5	ns
Clock Low to Output Hold (R-L mode only)	t <sub>KLQX</sub> *2	0.7		0.7		0.7		0.7		ns
Clock Low to Output Low-Z (R-L mode only)	t <sub>KLQX1</sub> *2	0.7		0.7		0.7		0.7		ns
Clock High to Output High-Z	t <sub>KHQZ</sub> *2		2.2		2.3		2.5		2.5	ns
Output Enable Low to Output Valid	t <sub>GLQV</sub>		2.2		2.3		2.5		2.5	ns
Output Enable Low to Output Low-Z	t <sub>GLQX</sub> *2	0.5		0.5		0.5		0.5		ns
Output Enable High to Output High-Z	t <sub>GHQZ</sub> *2		2.2		2.3		2.3		2.3	ns
Sleep Mode Enable Time	t <sub>ZZE</sub> *2		20.0		20.0		20.0		20.0	ns
Sleep Mode Recovery Time	t <sub>ZZR</sub> *2	20.0		20.0		20.0		20.0		ns

<sup>1.</sup> All parameters are specified over the range  $T_A$  = 0 to 70°C.

<sup>2.</sup> These parameters are sampled and are not 100% tested.

<sup>3.</sup> For -4A, these parameters are measured from valid  $V_{\mbox{IH}}/V_{\mbox{IL}}$  levels to the clock mid-point.

<sup>4.</sup> R-FT mode operation is verified functionally, but associated timing parameters are guaranteed by design only and are not 100% tested.

## •AC Electrical Characteristics (Dual Clock Mode)

Ta	C11	-4	-A	-	4	-4:	5A	-4	-5	T I \$4
Item	Symbol	Min	Max	Min	Max	Min	Max	Min	Max	Unit
K Clock Cycle Time	t <sub>KHKH</sub>	4.0		4.0		4.5		4.5		ns
K Clock High Pulse Width	t <sub>KHKL</sub>	1.5		1.5		1.5		1.5		ns
K Clock Low Pulse Width	t <sub>KLKH</sub>	1.5		1.5		1.5		1.5		ns
C Clock Cycle Time	t <sub>CHCH</sub>	4.0		4.0		4.5		4.5		ns
C Clock High Pulse Width	t <sub>CHCL</sub>	1.5		1.5		1.5		1.5		ns
C Clock Low Pulse Width	t <sub>CLCH</sub>	1.5		1.5		1.5		1.5		ns
K to C Clock Delay	t <sub>KHCH</sub>	1.5		1.5		1.5		1.5		ns
C to K Clock Delay	t <sub>CHKH</sub>	0.8		0.8		0.8		0.8		ns
Address Setup Time	t <sub>AVKH</sub>	0.5		0.5		0.5		0.5		ns
Address Hold Time	t <sub>KHAX</sub>	1.0		1.0		1.0		1.0		ns
Write Enables Setup Time	t <sub>WVKH</sub>	0.5		0.5		0.5		0.5		ns
Write Enables Hold Time	t <sub>KHWX</sub>	1.0		1.0		1.0		1.0		ns
Synchronous Select Setup Time	t <sub>SVKH</sub>	0.5		0.5		0.5		0.5		ns
Synchronous Select Hold Time	t <sub>KHSX</sub>	1.0		1.0		1.0		1.0		ns
Data Input Setup Time	t <sub>DVKH</sub>	0.5		0.5		0.5		0.5		ns
Data Input Hold Time	t <sub>KHDX</sub>	0.8		0.8		1.0		1.0		ns
K Clock High to Output Valid	t <sub>KHQV</sub>		5.2		5.2		6.0		6.5	ns
C Clock High to Output Valid	t <sub>CHQV</sub>		2.3		2.3		2.5		2.5	ns
C Clock High to Output Hold	t <sub>CHQX</sub> *2	0.7		0.7		0.7		0.7		ns
C Clock High to Output Low-Z	t <sub>CHQX1</sub> *2	0.7		0.7		0.7		0.7		ns
C Clock High to Output High-Z	t <sub>CHQZ</sub> *2		2.3		2.3		2.5		2.5	ns
Output Enable Low to Output Valid	t <sub>GLQV</sub>		2.1		2.1		2.5		2.5	ns
Output Enable Low to Output Low-Z	t <sub>GLQX</sub> *2	0.5		0.5		0.5		0.5		ns
Output Enable High to Output High-Z	t <sub>GHQZ</sub> *2		2.0		2.0		2.3		2.3	ns
Sleep Mode Enable Time	t <sub>ZZE</sub> *2		20.0		20.0		20.0		20.0	ns
Sleep Mode Recovery Time	t <sub>ZZR</sub> *2	20.0		20.0		20.0		20.0		ns

<sup>1.</sup> All parameters are specified over the range  $T_A$  = 0 to  $70^o\mathrm{C}.$ 


<sup>2.</sup> These parameters are sampled and are not 100% tested.

# •AC Test Conditions ( $V_{DDQ} = 1.5V$ )

$$(V_{DD}$$
 = 3.3V  $\pm$  5%,  $T_A$  = 0 to 70°C)

Item		Conditions	Notes
Input Reference Voltage		$V_{REF} = 0.75V$	
Input High	Level	$V_{IH} = 1.25V$	
Input Low	Level	$V_{\rm IL} = 0.25 V$	
Input Rise	& Fall Time	1V/ns	
Clock Input Reference Level		K/K cross; C/C cross	
	Input High Voltage	1.25V	
	Input Low Voltage	0.25V	
	Input Rise & Fall Time	1V/ns	
Output Supply Voltage		$V_{\rm DDQ} = 1.5 V$	
Output Reference Level		0.75V	
Output Load Conditions			Fig.1 $RQ = 250\Omega$

Fig. 1: AC Test Output Load  $(V_{DDQ} = 1.5V)$ 




# •AC Test Conditions ( $V_{DDQ}$ = 1.9V) .... for extended HSTL (<u>for R-L mode only</u>)

$$(V_{DD} = 3.3V \pm 5\%, T_A = 0 \text{ to } 70^{\circ}\text{C})$$
 
$$(V_{DDO} = 1.9V \pm 0.1V, T_A = 0 \text{ to } 70^{\circ}\text{C})$$


Item		Conditions	Notes
Input Refe	rence Voltage	$V_{REF} = 0.75V$	
Input High	Level (Address / Control)	$V_{IHCA} = 1.25V$	
Input Low	Level (Address / Control)	$V_{\rm ILCA} = 0.25 V$	
Input High	Level (Data)	$V_{\rm IHD} = 1.25 V$	
Input Low	Level (Data)	$V_{\rm ILD} = 0.25 V$	
Input Rise	& Fall Time	1V/ns	
Clock	Input Reference Level	K/K cross	
	PECL Input High Voltage	1.45V	
	PECL Input Low Voltage	0.75V	
	Input Rise & Fall Time	1V/ns	
Output Supply Voltage		$V_{\rm DDQ} = 1.9 V$	
Output Reference Level		0.95V	
Output Lo	ad Conditions		Fig.2 $RQ = 250\Omega$

Fig. 2: AC Test Output Load  $(V_{DDQ} = 1.9V)$ 




# Register - Register Mode

## **Timing Diagram of Read and Deselect Operations**




## **Timing Diagram of Write Operations**




# Register - Register Mode

### Timing Diagram I of Read-Write-Read Operations (SS Controlled)




## Timing Diagram II of Read-Write-Read Operations (G Controlled)




# Register - Latch Mode

## **Timing Diagram of Read and Deselect Operations**




## **Timing Diagram of Write Operations**



# Register - Latch Mode

## **Timing Diagram of Read-Write-Read Operations**




SONY®


### **CXK77B3640GB**

# **Register - Flow Thru Mode**

## **Timing Diagram of Read and Deselect Operations**




# **Timing Diagram of Write Operations**




# **Register - Flow Thru Mode**

## **Timing Diagram of Read-Write-Read Operations**



# **Dual Clock Mode**

## **Timing Diagram of Read and Deselect Operations**







### **CXK77B3640GB**

# **Dual Clock Mode**

## **Timing Diagram of Write Operations**




# <u>Timing Diagram I of Read-Write-Read Operations (SS Controlled)</u>



# **Dual Clock Mode**

### Timing Diagram II of Read-Write-Read Operations (G Controlled)



- Note 1: In order to prevent glitches on the data bus during write-read operations, when  $\overline{G}$  is driven active (low) following the rising edge of K, the data bus will remain tri-stated until valid data from the most recent read operation is available. Specifically, the data bus will remain tri-stated for the **maximum** of the following three times:
  - $1.T_{KHQV}$
  - $2.T_{KHCH} + T_{CHOV}$
  - $3.(K \text{ high to } \overline{G} \text{ low}) + T_{GLQV}$

# **Test Mode Description**

### **Functional Description**

The CXK77B3640 provides a JTAG boundary scan interface using a limited set of IEEE std. 1149.1 functions. The test mode is intended to provide a mechanism for testing the interconnect between master (processor, controller, etc.), SRAMs, other components and the printed circuit board.

In conformance with a subset of IEEE std. 1149.1, the CXK77B3640 contains a TAP controller, Instruction register, Boundary scan register and Bypass register.

JTAG Inputs/Outputs are LVTTL compatible only.

#### **Test Access Port (TAP)**

4 pins as defined in the Pin Description table are used to perform JTAG functions. The TDI input pin is used to scan test data serially into one of three registers (Instruction register, Boundary Scan register and Bypass register). TDO is the output pin used to scan test data serially out. The TDI pin sends the data into LSB of the selected register and the MSB of the selected register feeds the data to TDO. The TMS input pin controls the state transition of 16 state TAP controller as specified in IEEE std. 1149.1. Inputs on TDI and TMS are registered on the rising edge of TCK clock. The output data on TDO is presented on the falling edge of TCK. TDO driver is in active state only when TAP controller is in Shift-IR state or in Shift-DR state.

TCK, TMS, TDI must be tied low when JTAG is not used.

#### **TAP Controller**

16 state controller is implemented as specified in IEEE std. 1149.1.

The controller enters reset state in one of two ways:

- 1. Power up.
- 2. Apply a logic 1 on TMS input pin on 5 consecutive TCK rising edges.

#### **Instruction Register (3 bits)**

The JTAG Instruction register consists of a shift register stage and parallel output latch. The register is 3 bits wide and is encoded as follow:

<u>Octal</u>	MSB.	•••••	<u>LSB</u>	<u>Instruction</u>
0	0	0	0	Bypass
1	0	0	1	IDCODE. Read device ID
2	0	1	0	Sample-Z. Sample Inputs and tri-state DQs
3	0	1	1	Bypass
4	1	0	0	Sample. Sample Inputs.
5	1	0	1	Private. Manufacturer use only.
6	1	1	0	Bypass
7	1	1	1	Bypass

### **Bypass Register (1 bit)**

The Bypass Register is one bit wide and is connected electrically between TDI and TDO and provides the minimum length serial path between TDI and TDO.

### ID Registers (32 bits)

The ID Register is 32 bits wide and is encoded as follows:

	ID[0}	1
Sony ID	ID[11:1]	0000 1110 001
Part Number	ID[27:12]	0000 0000 0001 0111
Revision Number	ID[31:28]	XXXX

### **Boundary Scan Register (70 bits)**

The Boundary Scan Registers are 70 bits wide and are listed as follows:

DQ	36
SA	17
SW, SBWx	5
SS, G	2
K, K, C, C	4
ZZ	1
M1, M2	2
ZQ	1
Place Holder	2

K/K, C/C inputs are sampled through one differential stage and internally inverted to generate internal K/K, C/C signals for scan registers. Place Holder are required for some NC pins to maintain 70 bits Scan Register for different types of the same family SRAM and for density upgrades. All Place Holder Registers are connected to  $V_{SS}$  internally regardless of pin connection externally.

# **Scan Order (Order by exit sequence)**

36	3B	SA	SA	5B	35
37	-	$V_{SS}$	$ m V_{SS}$	-	34
38	3A	SA	SA	5A	33
39	3C	SA	SA	5C	32
40	2C	SA	SA	6C	31
41	2A	SA	SA	6A	30
42	2D	DQc	DQb	6D	29
43	1D	DQc	DQb	7D	28
44	2E	DQc	DQb	6E	27
45	1E	DQc	DQb	7E	26
46	2F	DQc	DQb	6F	25
47	2G	DQc	DQb	6G	24
48	1G	DQc	DQb	7G	23
49	2H	DQc	DQb	6H	22
50	1H	DQc	DQb	7H	21
51	3G	SBWc	<b>SBW</b> b	5G	20
52	4D	ZQ	$\overline{\mathbf{G}}$	4F	19
53	4E	SS	K	4K	18
54	4G	C	K	4L	17
55	4H	C	<b>SBW</b> a	5L	16
56	4M	SW	DQa	7K	15
57	3L	<u>SBWd</u>	DQa	6K	14
58	1K	DQd	DQa	7L	13
59	2K	DQd	DQa	6L	12
60	1L	DQd	DQa	6M	11
61	2L	DQd	DQa	7N	10
62	2M	DQd	DQa	6N	9
63	1N	DQd	DQa	7P	8
64	2N	DQd	DQa	6P	7
65	1P	DQd	ZZ	7T	6
66	2P	DQd	SA	5T	5
67	3T	SA	SA	6R	4
68	2R	SA	SA	4T	3
69	4N	SA	SA	4P	2
70	3R	M1	M2	5R	1

# **Ordering Information.**

Part Number	Speed				
	Register - Register	Register - Latch/ Register - Flow Thru	Dual Clock		
CXK77B3640GB-4A	3.8ns Cycle / 2.3ns Access	4.8ns Cycle / 4.8ns Access	4.0ns Cycle / 5.2ns Access		
CXK77B3640GB-4	3.8ns Cycle / 2.3ns Access	5.3ns Cycle / 5.3ns Access	4.0ns Cycle / 5.2ns Access		
CXK77B3640GB-45A	3.8ns Cycle / 2.3ns Access	5.3ns Cycle / 5.3ns Access	4.5ns Cycle / 6.0ns Access		
CXK77B3640GB-45	4.8ns Cycle / 2.5ns Access	6.5ns Cycle / 6.5ns Access	4.5ns Cycle / 6.5ns Access		

Sony reserves the right to change products and specifications without prior notice. This information does not convey any license by any implication or otherwise under any patents or other right. Application circuits shown, if any, are typical examples illustrating the operation of the devices. Sony cannot assume responsibility for any problems arising out of the use of these circuits.

# **Revision History**

Rev. #	Rev. date	Changes / Modifications to Data	a-Sheet
rev 4.0	8/22/97	Initial version, based on TS-2 evaluation	
rev 4.2	11/21/97	$V_{IL}$ max $V_{I}$	ons (page-6) REF + 0.1 to V <sub>REF</sub> + 0.2 REF - 0.1 to V <sub>REF</sub> - 0.2 V to 0.4V
rev 4.3	01/15/98	Modified AC Electrical Characteristics: Added "-40A" bin to all modes. Deleted "-50" bin from all modes. Renamed "-45H" bin to "-45A" bin in all mod Modified extended HSTL AC Test Conditions (p	

SONY® CXK77B3640GB

Rev. #	Rev. date	Changes / Modifications to Data-Sheet			
Rev. # rev 4.4	Rev. date 04/14/98	Modified AC Electrical Characteristics Renamed "-40" bin to "-4" bin in all modes. Renamed "-40A" bin to "-4A" bin in all mode R-R Mode:  -4A T <sub>KHKH</sub> -4 T <sub>KHKH</sub> -4 T <sub>KHKH</sub> -45A T <sub>KHKH</sub> T <sub>KHQV</sub> T <sub>KHQZ</sub> T <sub>GLQV</sub> R-L, R-FT Modes: Added "R-FT timing parameters guaranteed for all bins. Removed T <sub>KHQZ1</sub> from all bins4 T <sub>KHKH</sub> -45 T <sub>KHKH</sub> -45 T <sub>KHKH</sub> DC Mode: Removed T <sub>KHQX</sub> and T <sub>KHQX1</sub> from all bins -4A T <sub>KHQV</sub> -4 T <sub>KHQV</sub> -4 T <sub>KHQV</sub> Modified DC Recommended Operating Condition RQ min  Modified DC Electrical Characteristics (page-7) R <sub>OUT</sub> min (RQ/5)*0.9 R <sub>OUT</sub> max (RQ/5)*1.1  Updated all timing diagrams (page-13 through page-13)	4.5ns to 4.0ns 4.5ns to 4.0ns 4.5ns to 4.0ns 4.5ns to 2.3ns 2.5ns to 2.3ns 2.5ns to 2.3ns 2.5ns to 2.3ns 6.5ns 5.5ns to 5.5ns 5.5ns to 6.5ns 6.5ns 6.5ns 6.5ns 6.5ns 7.3ns to 5.2ns		
rev 4.5	08/12/98	Removed "Preliminary" from the data sheet  Modified AC Electrical Characteristics R-R Mode:			
		$ \begin{array}{cccccccccccccccccccccccccccccccccccc$	4.0ns to 3.8ns 4.0ns to 3.8ns 4.0ns to 3.8ns 5.0ns to 4.8ns 5.0ns to 4.8ns 5.0ns to 4.8ns 5.5ns to 5.3ns 5.5ns to 5.3ns 5.5ns to 5.3ns 5.5ns to 5.3ns		