



# 128Kx32 SRAM MODULE, SMD 5962-93187

## FEATURES


- Access Times of 17, 20, 25, 35, 45, 55ns
- MIL-STD-883 Compliant Devices Available
- Packaging
  - 66-pin, PGA Type, 1.075 inch square, Hermetic Ceramic HIP (Package 400), SMD Number 5962-93187
  - 68 lead, 40mm Low Profile CQFP, 3.5mm (0.140") (Package 502), Package to be developed
  - 68 lead, Hermetic CQFP (G2), 22mm (0.880 inch) square (Package 500). Designed to fit JEDEC 68 lead 0.990" CQFJ footprint (Fig. 3), SMD Number 5962-95595
- Organized as 128Kx32; User Configurable as 256Kx16 or 512Kx8
- Commercial, Industrial and Military Temperature Ranges
- 5 Volt Power Supply
- Low Power CMOS
- TTL Compatible Inputs and Outputs
- Built-in Decoupling Caps and Multiple Ground Pins for Low Noise Operation
- Weight
  - WS128K32-XG2X - 8 grams typical
  - WS128K32-XH1X - 13 grams typical
  - WS128K32-XG4X - 20 grams typical
- All devices are upgradeable to 512Kx32

4

SRAM MODULES

FIG. 1 PIN CONFIGURATION FOR WS128K32N-XH1X

### TOP VIEW



### PIN DESCRIPTION

I/O <sub>0-31</sub>	Data Inputs/Outputs
A <sub>0-16</sub>	Address Inputs
$\overline{WE}_{1-4}$	Write Enables
$\overline{CS}_{1-4}$	Chip Selects
$\overline{OE}$	Output Enable
V <sub>CC</sub>	Power Supply
GND	Ground
NC	Not Connected

### BLOCK DIAGRAM








FIG. 2 PIN CONFIGURATION FOR WS128K32-XG4TX, SMD Number 5962-95595



**PIN DESCRIPTION**



I/O <sub>0-31</sub>	Data Inputs/Outputs
A <sub>0-16</sub>	Address Inputs
WE	Write Enables
CS <sub>1-4</sub>	Chip Selects
OE	Output Enable
VCC	Power Supply
GND	Ground
NC	Not Connected

**BLOCK DIAGRAM**



4  
SRAM MODULES

FIG. 3 PIN CONFIGURATION FOR WS128K32-XG2X, SMD Number 5962-95595




The White 68 lead G2 CQFP fills the same fit and function as the JEDEC 68 lead CQFJ or 68 PLCC. But the G2 has the TCE and lead inspection advantage of the CQFP form.

**PIN DESCRIPTION**

I/O <sub>0-31</sub>	Data Inputs/Outputs
A <sub>0-16</sub>	Address Inputs
WE <sub>1-4</sub>	Write Enables
CS <sub>1-4</sub>	Chip Selects
OE	Output Enable
VCC	Power Supply
GND	Ground
NC	Not Connected

**BLOCK DIAGRAM**





**ABSOLUTE MAXIMUM RATINGS**

Parameter	Symbol	Min	Max	Unit
Operating Temperature	T <sub>A</sub>	-55	+125	°C
Storage Temperature	T <sub>STG</sub>	-65	+150	°C
Signal Voltage Relative to GND	V <sub>G</sub>	-0.5	V <sub>CC</sub> +0.5	V
Junction Temperature	T <sub>J</sub>		150	°C
Supply Voltage	V <sub>CC</sub>	-0.5	7.0	V

**TRUTH TABLE**

$\overline{CS}$	$\overline{OE}$	$\overline{WE}$	Mode	Data I/O	Power
H	X	X	Standby	High Z	Standby
L	L	H	Read	Data Out	Active
L	X	L	Write	Data In	Active
L	H	H	Out Disable	High Z	Active

**RECOMMENDED OPERATING CONDITIONS**

Parameter	Symbol	Min	Max	Unit
Supply Voltage	V <sub>CC</sub>	4.5	5.5	V
Input High Voltage	V <sub>IH</sub>	2.2	V <sub>CC</sub> + 0.3	V
Input Low Voltage	V <sub>IL</sub>	-0.3	+0.8	V
Operating Temp. (Mil.)	T <sub>A</sub>	-55	+125	°C

**CAPACITANCE**  
(T<sub>A</sub> = +25°C)

Parameter	Symbol	Conditions	Max	Unit
$\overline{OE}$ capacitance	C <sub>OE</sub>	V <sub>IN</sub> = 0 V, f = 1.0 MHz	50	pF
$\overline{WE}$ <sub>1-4</sub> capacitance HIP (PGA)	C <sub>WE</sub>	V <sub>IN</sub> = 0 V, f = 1.0 MHz	20	pF
CQFP G4			50	
CQFP G2			20	
$\overline{CS}$ <sub>1-4</sub> capacitance	C <sub>CS</sub>	V <sub>IN</sub> = 0 V, f = 1.0 MHz	20	pF
Data I/O capacitance	C <sub>I/O</sub>	V <sub>I/O</sub> = 0 V, f = 1.0 MHz	20	pF
Address input capacitance	C <sub>AD</sub>	V <sub>IN</sub> = 0 V, f = 1.0 MHz	50	pF

This parameter is guaranteed by design but not tested.

**DC CHARACTERISTICS**

(V<sub>CC</sub> = 5.0V, V<sub>SS</sub> = 0V, T<sub>A</sub> = -55°C to +125°C)

Parameter	Sym	Conditions	-17		-20		-25		Units
			Min	Max	Min	Max	Min	Max	
Input Leakage Current	I <sub>LI</sub>	V <sub>CC</sub> = 5.5, V <sub>IN</sub> = GND to V <sub>CC</sub>		10		10		10	μA
Output Leakage Current	I <sub>LO</sub>	$\overline{CS}$ = V <sub>IH</sub> , $\overline{OE}$ = V <sub>IH</sub> , V <sub>OUT</sub> = GND to V <sub>CC</sub>		10		10		10	μA
Operating Supply Current	I <sub>CC</sub>	$\overline{CS}$ = V <sub>IL</sub> , $\overline{OE}$ = V <sub>IH</sub> , f = 5MHz, V <sub>CC</sub> = 5.5		600		600		500	mA
Standby Current	I <sub>SB</sub>	$\overline{CS}$ = V <sub>IH</sub> , $\overline{OE}$ = V <sub>IH</sub> , f = 5MHz, V <sub>CC</sub> = 5.5		80		80		60	mA
Output Low Voltage	V <sub>OL</sub>	I <sub>OL</sub> = 8mA, V <sub>CC</sub> = 4.5		0.4		0.4		0.4	V
Output High Voltage	V <sub>OH</sub>	I <sub>OH</sub> = -4.0mA, V <sub>CC</sub> = 4.5	2.4		2.4		2.4		V

Parameter	Sym	Conditions	-35		-45		-55		Units
			Min	Max	Min	Max	Min	Max	
Input Leakage Current	I <sub>LI</sub>	V <sub>CC</sub> = 5.5, V <sub>IN</sub> = GND to V <sub>CC</sub>		10		10		10	μA
Output Leakage Current	I <sub>LO</sub>	$\overline{CS}$ = V <sub>IH</sub> , $\overline{OE}$ = V <sub>IH</sub> , V <sub>OUT</sub> = GND to V <sub>CC</sub>		10		10		10	μA
Operating Supply Current	I <sub>CC</sub>	$\overline{CS}$ = V <sub>IL</sub> , $\overline{OE}$ = V <sub>IH</sub> , f = 5MHz, V <sub>CC</sub> = 5.5		500		440		440	mA
Standby Current	I <sub>SB</sub>	$\overline{CS}$ = V <sub>IH</sub> , $\overline{OE}$ = V <sub>IH</sub> , f = 5MHz, V <sub>CC</sub> = 5.5		60		60		60	mA
Output Low Voltage	V <sub>OL</sub>	I <sub>OL</sub> = 2.1mA, V <sub>CC</sub> = 4.5		0.4		0.4		0.4	V
Output High Voltage	V <sub>OH</sub>	I <sub>OH</sub> = -1.0mA, V <sub>CC</sub> = 4.5	2.4		2.4		2.4		V

NOTE: DC test conditions: V<sub>IH</sub> = V<sub>CC</sub> - 0.3V, V<sub>IL</sub> = 0.3V



AC CHARACTERISTICS

(VCC = 5.0V, VSS = 0V, TA = -55°C to +125°C)

Table with 13 columns: Parameter, Symbol, and temperature ranges (-17, -20, -25, -35, -45, -55) with Min/Max values, and Units. Rows include Read Cycle Time, Address Access Time, Output Hold from Address Change, Chip Select Access Time, Output Enable to Output Valid, Chip Select to Output in Low Z, Output Enable to Output in Low Z, Chip Disable to Output in High Z, and Output Disable to Output in High Z.

1. This parameter is guaranteed by design but not tested.

AC CHARACTERISTICS


(VCC = 5.0V, VSS = 0V, TA = -55°C to +125°C)

Table with 13 columns: Parameter, Symbol, and temperature ranges (-17, -20, -25, -35, -45, -55) with Min/Max values, and Units. Rows include Write Cycle Time, Chip Select to End of Write, Address Valid to End of Write, Data Valid to End of Write, Write Pulse Width, Address Setup Time, Address Hold Time, Output Active from End of Write, Write Enable to Output in High Z, and Data Hold Time.

1. This parameter is guaranteed by design but not tested.

4 SRAM MODULES

FIG. 4 AC TEST CIRCUIT



AC TEST CONDITIONS

Table with 3 columns: Parameter, Typ, and Unit. Rows include Input Pulse Levels (VIL = 0, VIH = 3.0 V), Input Rise and Fall (5 ns), Input and Output Reference Level (1.5 V), and Output Timing Reference Level (1.5 V).

NOTES:

Vz is programmable from -2V to +7V. IOL & IOH programmable from 0 to 16mA. Tester Impedance Zo = 75 Ω. Vz is typically the midpoint of VOH and VOL. IOL & IOH are adjusted to simulate a typical resistive load circuit. ATE tester includes jig capacitance.



ORDERING INFORMATION

W S 128K 32 X - XXX X X X

LEAD FINISH:

Blank = Gold plated leads

A = Solder dip leads

DEVICE GRADE:

Q = MIL-STD-883 Compliant

M = Military Screened -55°C to +125°C

I = Industrial -40°C to +85°C

C = Commercial 0°C to +70°C

PACKAGE TYPE:

H1 = 1.075" sq. Ceramic Hex-In-line Package, HIP (Package 400)

G2 = 22 mm Ceramic Quad Flat Pack, CQFP (Package 500)

G4T = 40 mm Low Profile CQFP (Package 502)

ACCESS TIME (ns)

IMPROVEMENT MARK:

N = No Connect at pin 8, 21, 28 and 39 in HIP for Upgrades

ORGANIZATION, 128Kx32

User configurable as 256Kx16 or 512Kx8

SRAM

WHITE MICROELECTRONICS



Device Type	Speed	Package	SMD No.
128K x 32 SRAM Module	55ns	66 pin HIP (H1)	5962-93187 05H5X
<b>128K x 32 SRAM Module</b>	<b>45ns</b>	<b>66 pin HIP (H1)</b>	<b>5962-93187 06H5X</b>
128K x 32 SRAM Module	35ns	66 pin HIP (H1)	5962-93187 07H5X
<b>128K x 32 SRAM Module</b>	<b>25ns</b>	<b>66 pin HIP (H1)</b>	<b>5962-93187 08H5X</b>
128K x 32 SRAM Module	20ns	66 pin HIP (H1)	5962-93187 09H5X
<b>128K x 32 SRAM Module</b>	<b>17ns</b>	<b>66 pin HIP (H1)</b>	<b>5962-93187 10H5X</b>
128K x 32 SRAM Module	55ns	68 lead CQFP Low Profile (G4T)	5962-95595 05HYX
<b>128K x 32 SRAM Module</b>	<b>45ns</b>	<b>68 lead CQFP Low Profile (G4T)</b>	<b>5962-95595 06HYX</b>
128K x 32 SRAM Module	35ns	68 lead CQFP Low Profile (G4T)	5962-95595 07HYX
<b>128K x 32 SRAM Module</b>	<b>25ns</b>	<b>68 lead CQFP Low Profile (G4T)</b>	<b>5962-95595 08HYX</b>
128K x 32 SRAM Module	20ns	68 lead CQFP Low Profile (G4T)	5962-95595 09HYX
<b>128K x 32 SRAM Module</b>	<b>17ns</b>	<b>68 lead CQFP Low Profile (G4T)</b>	<b>5962-95595 10HYX</b>
128K x 32 SRAM Module	55ns	68 lead CQFP/J (G2)	5962-95595 05HMX
<b>128K x 32 SRAM Module</b>	<b>45ns</b>	<b>68 lead CQFP/J (G2)</b>	<b>5962-95595 06HMX</b>
128K x 32 SRAM Module	35ns	68 lead CQFP/J (G2)	5962-95595 07HMX
<b>128K x 32 SRAM Module</b>	<b>25ns</b>	<b>68 lead CQFP/J (G2)</b>	<b>5962-95595 08HMX</b>
128K x 32 SRAM Module	20ns	68 lead CQFP/J (G2)	5962-95595 09HMX
<b>128K x 32 SRAM Module</b>	<b>17ns</b>	<b>68 lead CQFP/J (G2)</b>	<b>5962-95595 10HMX</b>
128K x 32 SRAM Module	55ns	68 lead CQFP (G4)	5962-95595 05HXX
<b>128K x 32 SRAM Module</b>	<b>45ns</b>	<b>68 lead CQFP (G4)</b>	<b>5962-95595 06HXX</b>
128K x 32 SRAM Module	35ns	68 lead CQFP (G4)	5962-95595 07HXX
<b>128K x 32 SRAM Module</b>	<b>25ns</b>	<b>68 lead CQFP (G4)</b>	<b>5962-95595 08HXX</b>
128K x 32 SRAM Module	20ns	68 lead CQFP (G4)	5962-95595 09HXX
<b>128K x 32 SRAM Module</b>	<b>17ns</b>	<b>68 lead CQFP (G4)</b>	<b>5962-95595 10HXX</b>

**4**  
**SRAM MODULES**