



Integrated Device Technology, Inc.

# CMOS PARALLEL FIRST-IN/FIRST-OUT FIFO 2048 x 9-BIT, 4096 x 9-BIT, 8192 x 9-BIT & 16384 x 9-BIT

IDT7203  
IDT7204  
IDT7205  
IDT7206

### FEATURES:

- First-In/First-Out dual-port memory
- 2048 x 9 organization (IDT7203)
- 4096 x 9 organization (IDT7204)
- 8192 x 9 organization (IDT7205)
- 16384 x 9 organization (IDT7206)
- High-speed: 20ns access time
- Low power consumption
  - Active: 770mW (max.)
  - Power-down: 44mW (max.)
- Asynchronous and simultaneous read and write
- Fully expandable in both word depth and width
- Pin and functionally compatible with IDT720X family
- Status Flags: Empty, Half-Full, Full
- Retransmit capability
- High-performance CEMOS™ technology
- Military product compliant to MIL-STD-883, Class B
- Standard Military Drawing for #5962-88669 (IDT7203), 5962-89567 (IDT7203), and 5962-89568 (IDT7204) are listed on this function.

### DESCRIPTION:

The IDT7203/7204/7205/7206 are dual-port memories buffers with internal pointers that load and empty data on a first-in/first-out basis. The device uses Full and Empty flags to prevent data overflow and underflow and expansion logic to allow for unlimited expansion capability in both word size and depth.

Data is toggled in and out of the device through the use of the Write ( $\bar{W}$ ) and Read ( $\bar{R}$ ) pins. All FIFOs have a read/write cycle time of 30ns (33MHz).


The devices 9-bit width provides a bit for a control or parity at the user's option. It also features a Retransmit ( $\bar{RT}$ ) capability that allows the read pointer to be reset to its initial position when  $\bar{RT}$  is pulsed low. A Half-Full Flag is available in the single device and width expansion modes.

The IDT7203/7204/7205/7206 are fabricated using IDT's high-speed CEMOS technology. They are designed for applications requiring asynchronous and simultaneous read/writes in multiprocessing, rate buffering, and other applications.

Military grade product is manufactured in compliance with the latest revision of MIL-STD-883, Class B.

5

### FUNCTIONAL BLOCK DIAGRAM



CEMOS is a trademark of Integrated Device Technology, Inc.



MILITARY AND COMMERCIAL TEMPERATURE RANGES

APRIL 1992

©1992 Integrated Device Technology, Inc.

DSC-2004/5

**PIN CONFIGURATIONS**



Consult Factory for CERPACK Pinout

**ABSOLUTE MAXIMUM RATINGS<sup>(1)</sup>**

Symbol	Rating	Commercial	Military	Unit
VTERM	Terminal Voltage with Respect to GND	-0.5 to +7.0	-0.5 to +7.0	V
TA	Operating Temperature	0 to +70	-55 to +125	°C
TBIAS	Temperature Under Bias	-55 to +125	-65 to +135	°C
TSTG	Storage Temperature	-55 to +125	-65 to +155	°C
IOUT	DC Output Current	50	50	mA

**NOTE:** 1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

**RECOMMENDED  
DC OPERATING CONDITIONS**

Symbol	Parameter	Min.	Typ.	Max.	Unit
VCCM	Military Supply Voltage	4.5	5.0	5.5	V
VCC	Commercial Supply Voltage	4.5	5.0	5.5	V
GND	Supply Voltage	0	0	0	V
V <sub>IH</sub> <sup>(1)</sup>	Input High Voltage Commercial	2.0	—	—	V
V <sub>IH</sub> <sup>(1)</sup>	Input High Voltage Military	2.2	—	—	V
V <sub>IL</sub> <sup>(2)</sup>	Input Low Voltage Commercial and Military	—	—	0.8	V

**NOTES:** 1. V<sub>IH</sub> = 2.6V for  $\bar{X}$ I input (commercial). V<sub>IH</sub> = 2.8V for  $\bar{X}$ I input (military). 2. 1.5V undershoots are allowed for 10ns once per cycle.

**DC ELECTRICAL CHARACTERISTICS**

(Commercial: V<sub>cc</sub> = 5.0V±10%, T<sub>A</sub> = 0°C to +70°C; Military: V<sub>cc</sub> = 5.0V±10%, T<sub>A</sub> = -55°C to +125°C)

Symbol	Parameter	IDT7203/7204/ IDT7205 Commercial t <sub>A</sub> = 20ns			IDT7203/7204/ IDT7205/7206 Commercial t <sub>A</sub> = 25,35,50,80,120ns			IDT7203/7204/ IDT7205/7206 Military t <sub>A</sub> = 30,40,50,80,120ns			Unit
		Min.	Typ.	Max.	Min.	Typ.	Max.	Min.	Typ.	Max.	
I <sub>LI</sub> <sup>(1)</sup>	Input Leakage Current (Any Input)	-1	—	1	-1	—	1	-1	—	1	µA
I <sub>LO</sub> <sup>(2)</sup>	Output Leakage Current	-10	—	10	-10	—	10	-10	—	10	µA
V <sub>OH</sub>	Output Logic "1" Voltage I <sub>OH</sub> = -2mA	2.4	—	—	2.4	—	—	2.4	—	—	V
V <sub>OL</sub>	Output Logic "0" Voltage I <sub>OH</sub> = 8mA	—	—	0.4	—	—	0.4	—	—	0.4	V
I <sub>CC1</sub> <sup>(3)</sup>	Active Power Supply Current	—	—	120 <sup>(4)</sup>	—	—	120 <sup>(4)</sup>	—	—	150 <sup>(4)</sup>	mA
I <sub>CC2</sub> <sup>(3)</sup>	Standby Current ( $\bar{R}=\bar{W}=\bar{R}S=\bar{F}L/\bar{R}T=V_{IH}$ )	—	—	12	—	—	12	—	—	25	mA
I <sub>CC3(L)</sub> <sup>(3)</sup>	Power Down Current (All Input = V <sub>cc</sub> - 0.2V)	—	—	2	—	—	2	—	—	4	mA
I <sub>CC3(S)</sub> <sup>(3)</sup>	Power Down Current (All Input = V <sub>cc</sub> - 0.2V)	—	—	8	—	—	8	—	—	12	mA

**NOTES:** 1. Measurements with 0.4 ≤ V<sub>IN</sub> ≤ V<sub>cc</sub>. 2.  $\bar{R} \geq V_{IH}$ , 0.4 ≤ V<sub>OUT</sub> ≤ V<sub>cc</sub>. 3. I<sub>CC</sub> measurements are made with outputs open (only capacitive loading). 4. Tested at f = 20MHz.

### AC ELECTRICAL CHARACTERISTICS

(Commercial:  $V_{CC} = 5V \pm 10\%$ ,  $T_A = 0^\circ C$  to  $+70^\circ C$ ; Military:  $V_{CC} = 5V \pm 10\%$ ,  $T_A = -55^\circ C$  to  $+125^\circ C$ )

Symbol	Parameters	Commercial		Commercial		Military		Commercial		Unit
		7203S/L20		7203S/L25		7203S/L30		7203S/L35		
		Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
$f_s$	Shift Frequency	—	33.3	—	28.5	—	25	—	22.2	MHz
$t_{RC}$	Read Cycle Time	30	—	35	—	40	—	45	—	ns
$t_A$	Access Time	—	20	—	25	—	30	—	35	ns
$t_{RR}$	Read Recovery Time	10	—	10	—	10	—	10	—	ns
$t_{RPW}$	Read Pulse Width <sup>(2)</sup>	20	—	25	—	30	—	35	—	ns
$t_{RLZ}$	Read Low to Data Bus Low <sup>(3)</sup>	5	—	5	—	5	—	5	—	ns
$t_{WLZ}$	Write High to Data Bus Low Z <sup>(3,4)</sup>	5	—	5	—	5	—	10	—	ns
$t_{DV}$	Data Valid from Read High	5	—	5	—	5	—	5	—	ns
$t_{RHZ}$	Read High to Data Bus High Z <sup>(3)</sup>	—	15	—	18	—	20	—	20	ns
$t_{WC}$	Write Cycle Time	30	—	35	—	40	—	45	—	ns
$t_{WPW}$	Write Pulse Width <sup>(2)</sup>	20	—	25	—	30	—	35	—	ns
$t_{WR}$	Write Recovery Time	10	—	10	—	10	—	10	—	ns
$t_{DS}$	Data Set-up Time	12	—	15	—	18	—	18	—	ns
$t_{DH}$	Data Hold Time	0	—	0	—	0	—	0	—	ns
$t_{RSC}$	Reset Cycle Time	30	—	35	—	40	—	45	—	ns
$t_{RS}$	Reset Pulse Width <sup>(2)</sup>	20	—	25	—	30	—	35	—	ns
$t_{RSS}$	Reset Set-up Time <sup>(3)</sup>	20	—	25	—	30	—	35	—	ns
$t_{RSR}$	Reset Recovery Time	10	—	10	—	10	—	10	—	ns
$t_{RTC}$	Retransmit Cycle Time	30	—	35	—	40	—	45	—	ns
$t_{RT}$	Retransmit Pulse Width <sup>(2)</sup>	20	—	25	—	30	—	35	—	ns
$t_{RTS}$	Retransmit Set-up Time <sup>(3)</sup>	20	—	25	—	30	—	35	—	ns
$t_{RTR}$	Retransmit Recovery Time	10	—	10	—	10	—	10	—	ns
$t_{EFL}$	Reset to Empty Flag Low	—	30	—	35	—	40	—	45	ns
$t_{HFH}, t_{FFH}$	Reset to $\overline{HF}$ and $\overline{FF}$ High	—	30	—	35	—	40	—	45	ns
$t_{RTF}$	Retransmit Low to Flags Valid	—	30	—	35	—	40	—	45	ns
$t_{REF}$	Read Low to Empty Flag Low	—	20	—	25	—	30	—	30	ns
$t_{RFF}$	Read High to Full Flag High	—	20	—	25	—	30	—	30	ns
$t_{RPE}$	Read Pulse Width after $\overline{EF}$ High	20	—	25	—	30	—	35	—	ns
$t_{WEF}$	Write High to Empty Flag High	—	20	—	25	—	30	—	30	ns
$t_{WFF}$	Write Low to Full Flag Low	—	20	—	25	—	30	—	30	ns
$t_{WHF}$	Write Low to Half-Full Flag Low	—	30	—	35	—	40	—	45	ns
$t_{RHF}$	Read High to Half-Full Flag High	—	30	—	35	—	40	—	45	ns
$t_{WPF}$	Write Pulse Width after $\overline{FF}$ High	20	—	25	—	30	—	35	—	ns
$t_{XOL}$	Read/Write Low to $\overline{XO}$ Low	—	20	—	25	—	30	—	35	ns
$t_{XOH}$	Read/Write High to $\overline{XO}$ High	—	20	—	25	—	30	—	35	ns
$t_{XI}$	$\overline{XI}$ Pulse Width <sup>(2)</sup>	20	—	25	—	30	—	35	—	ns
$t_{XIR}$	$\overline{XI}$ Recovery Time	10	—	10	—	10	—	10	—	ns
$t_{XIS}$	$\overline{XI}$ Set-up Time	10	—	10	—	10	—	15	—	ns

**NOTES:**

1. Timings referenced as in AC Test Conditions.
2. Pulse widths less than minimum are not allowed.
3. Values guaranteed by design, not currently tested.
4. Only applies to read data flow-through mode.

2661 tbl 04

5

**AC ELECTRICAL CHARACTERISTICS (Continued)**

(Commercial:  $V_{CC} = 5V \pm 10\%$ ,  $T_A = 0^\circ C$  to  $+70^\circ C$ ; Military:  $V_{CC} = 5V \pm 10\%$ ,  $T_A = -55^\circ C$  to  $+125^\circ C$ )

Symbol	Parameters	Military		Commercial and Military						Unit
				7203S/L50		7203S/L80		7203S/L120		
		Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
$f_s$	Shift Frequency	—	20	—	15	—	10	—	7	MHz
t <sub>RC</sub>	Read Cycle Time	50	—	65	—	100	—	140	—	ns
t <sub>A</sub>	Access Time	—	40	—	50	—	80	—	120	ns
t <sub>RR</sub>	Read Recovery Time	10	—	15	—	20	—	20	—	ns
t <sub>RPW</sub>	Read Pulse Width <sup>(2)</sup>	40	—	50	—	80	—	120	—	ns
t <sub>RLZ</sub>	Read Low to Data Bus Low <sup>(3)</sup>	5	—	10	—	10	—	10	—	ns
t <sub>WLZ</sub>	Write High to Data Bus Low Z <sup>(3,4)</sup>	10	—	15	—	20	—	20	—	ns
t <sub>DV</sub>	Data Valid from Read High	5	—	5	—	5	—	5	—	ns
t <sub>RHZ</sub>	Read High to Data Bus High Z <sup>(3)</sup>	—	25	—	30	—	30	—	35	ns
t <sub>WC</sub>	Write Cycle Time	50	—	65	—	100	—	140	—	ns
t <sub>WPW</sub>	Write Pulse Width <sup>(2)</sup>	40	—	50	—	80	—	120	—	ns
t <sub>WR</sub>	Write Recovery Time	10	—	15	—	20	—	20	—	ns
t <sub>DS</sub>	Data Set-up Time	20	—	30	—	40	—	40	—	ns
t <sub>DH</sub>	Data Hold Time	0	—	5	—	10	—	10	—	ns
t <sub>RSC</sub>	Reset Cycle Time	50	—	65	—	100	—	140	—	ns
t <sub>RS</sub>	Reset Pulse Width <sup>(2)</sup>	40	—	50	—	80	—	120	—	ns
t <sub>RSS</sub>	Reset Set-up Time <sup>(3)</sup>	40	—	50	—	80	—	120	—	ns
t <sub>RSR</sub>	Reset Recovery Time	10	—	15	—	20	—	20	—	ns
t <sub>RTC</sub>	Retransmit Cycle Time	50	—	65	—	100	—	140	—	ns
t <sub>RT</sub>	Retransmit Pulse Width <sup>(2)</sup>	40	—	50	—	80	—	120	—	ns
t <sub>RTS</sub>	Retransmit Set-up Time <sup>(3)</sup>	40	—	50	—	80	—	120	—	ns
t <sub>RTR</sub>	Retransmit Recovery Time	10	—	15	—	20	—	20	—	ns
t <sub>EF<math>\bar{L}</math></sub>	Reset to Empty Flag Low	—	50	—	65	—	100	—	140	ns
t <sub>HFH, t<math>\bar{F}</math>H</sub>	Reset to $\bar{H}F$ and $\bar{F}F$ High	—	50	—	65	—	100	—	140	ns
t <sub>RTF</sub>	Retransmit Low to Flags Valid	—	50	—	65	—	100	—	140	ns
t <sub>REF</sub>	Read Low to Empty Flag Low	—	35	—	45	—	60	—	60	ns
t <sub>RFF</sub>	Read High to Full Flag High	—	35	—	45	—	60	—	60	ns
t <sub>RPE</sub>	Read Pulse Width after $\bar{E}F$ High	40	—	50	—	80	—	120	—	ns
t <sub>WEF</sub>	Write High to Empty Flag High	—	35	—	45	—	60	—	60	ns
t <sub>WFF</sub>	Write Low to Full Flag Low	—	35	—	45	—	60	—	60	ns
t <sub>WHF</sub>	Write Low to Half-Full Flag Low	—	50	—	65	—	100	—	140	ns
t <sub>RHF</sub>	Read High to Half-Full Flag High	—	50	—	65	—	100	—	140	ns
t <sub>WPF</sub>	Write Pulse Width after $\bar{F}F$ High	40	—	50	—	80	—	120	—	ns
t <sub>XOL</sub>	Read/Write Low to $\bar{X}O$ Low	—	40	—	50	—	80	—	120	ns
t <sub>XOH</sub>	Read/Write High to $\bar{X}O$ High	—	40	—	50	—	80	—	120	ns
t <sub>XI</sub>	$\bar{X}I$ Pulse Width <sup>(2)</sup>	40	—	50	—	80	—	120	—	ns
t <sub>XIR</sub>	$\bar{X}I$ Recovery Time	10	—	10	—	10	—	10	—	ns
t <sub>XIS</sub>	$\bar{X}I$ Set-up Time	15	—	15	—	15	—	15	—	ns

**NOTES:**

1. Timings referenced as in AC Test Conditions.
2. Pulse widths less than minimum are not allowed.
3. Values guaranteed by design, not currently tested.
4. Only applies to read data flow-through mode.

2661 tbl 05

**AC TEST CONDITIONS**

Input Pulse Levels	GND to 3.0V
Input Rise/Fall Times	5ns
Input Timing Reference Levels	1.5V
Output Reference Levels	1.5V
Output Load	See Figure 1

2661 lbi 06

**CAPACITANCE<sup>(1)</sup>** (TA = +25°C, f = 1.0 MHz)

Symbol	Parameter	Condition	Max.	Unit
CIN <sup>(1)</sup>	Input Capacitance	VIN = 0V	10	pF
COU <sup>(1,2)</sup>	Output Capacitance	VOUT = 0V	10	pF

**NOTES:**

2661 lbi 07

1. This parameter is sampled and not 100% tested.
2. With output deselected.

**SIGNAL DESCRIPTIONS**

**Inputs:**

**DATA IN (D0–D8)** — Data inputs for 9-bit wide data.


**Controls:**

**RESET (RS)** — Reset is accomplished whenever the Reset (RS) input is taken to a low state. During reset, both internal read and write pointers are set to the first location. A reset is required after power-up before a write operation can take place. **Both the Read Enable (RE) and Write Enable (WE) inputs must be in the high state during the window shown in Figure 2 (i.e. tRSS before the rising edge of RS) and should not change until tRSR after the rising edge of RS.**

**WRITE ENABLE (WE)** — A write cycle is initiated on the falling edge of this input if the Full Flag (FF) is not set. Data set-up and hold times must be adhered to with respect to the rising edge of the Write Enable (WE). Data is stored in the RAM array sequentially and independently of any on-going read operation.

After half of the memory is filled, and at the falling edge of the next write operation, the Half-Full Flag (HFF) will be set to low and will remain set until the difference between the write pointer and read pointer is less than or equal to one half of the total memory of the device. The Half-Full Flag (HFF) is then reset by the rising edge of the read operation.

To prevent data overflow, the Full Flag (FF) will go low on the falling edge of the last write signal, inhibiting further write operations. Upon the completion of a valid read operation, the Full Flag (FF) will go high after tRFF, allowing a new valid write to begin. When the FIFO is full, the internal write pointer is blocked from WE, so external changes in WE will not affect the FIFO when it is full.



2661 drw 1

**Figure 1. Output Load**

\*Includes jig and scope capacitances.

**READ ENABLE (RE)** — A read cycle is initiated on the falling edge of the Read Enable (RE) provided the Empty Flag (EF) is not set. The data is accessed on a First-In/First-Out basis independent of any ongoing write operations. After Read Enable (RE) goes high, the Data Outputs (Q0 through Q8) will return to a high impedance condition until the next Read operation. When all the data has been read from the FIFO, the Empty Flag (EF) will go low, allowing the “final” read cycle but inhibiting further read operations, with the data outputs remaining in a high impedance state. Once a valid write operation has been accomplished, the Empty Flag (EF) will go high after tWEF and a valid Read can then begin. When the FIFO is empty, the internal read pointer is blocked from RE so external changes will not affect the FIFO when it is empty.

**FIRST LOAD/RETRANSMIT (FL/RT)** — This is a dual-purpose input. In the Depth Expansion Mode, this pin is grounded to indicate that it is the first device loaded (see Operating Modes). The Single Device Mode is initiated by grounding the Expansion In (XI).

The IDT7203/7204/7205/7206 can be made to retransmit data when the Retransmit Enable Control (RET) input is pulsed low. A retransmit operation will set the internal read pointer to the first location and will not affect the write pointer. The status of the Flags will change depending on the relative locations of the read and write pointers. Read Enable (RE) and Write Enable (WE) must be in the high state during retransmit. This feature is useful when less than 2048/4096/8192/16384 writes are performed between resets. The retransmit feature is not compatible with the Depth Expansion Mode.

**EXPANSION IN (XI)** — This input is a dual-purpose pin. Expansion In (XI) is grounded to indicate an operation in the single device mode. Expansion In (XI) is connected to Expansion Out (XO) of the previous device in the Depth Expansion or Daisy Chain Mode.

**5**

**Outputs:**

**FULL FLAG ( $\overline{FF}$ )** — The Full Flag ( $\overline{FF}$ ) will go low, inhibiting further write operations, when the device is full. If the read pointer is not moved after Reset ( $\overline{RS}$ ), the Full Flag ( $\overline{FF}$ ) will go low after 2048/4096/8192/16384 writes.

**EMPTY FLAG ( $\overline{EF}$ )** — The Empty Flag ( $\overline{EF}$ ) will go low, inhibiting further read operations, when the read pointer is equal to the write pointer, indicating that the device is empty.


**EXPANSION OUT/HALF-FULL FLAG ( $\overline{XO}/\overline{HF}$ )** — This is a dual-purpose output. In the single device mode, when Expansion In ( $\overline{XI}$ ) is grounded, this output acts as an indication of a half-full memory.

After half of the memory is filled, and at the falling edge of the next write operation, the Half-Full Flag ( $\overline{HF}$ ) will be set to low and will remain set until the difference between the write pointer and

read pointer is less than or equal to one half of the total memory of the device. The Half-Full Flag ( $\overline{HF}$ ) is then reset by the rising edge of the read operation.

In the Depth Expansion Mode, Expansion In ( $\overline{XI}$ ) is connected to Expansion Out ( $\overline{XO}$ ) of the previous device. This output acts as a signal to the next device in the Daisy Chain by providing a pulse to the next device when the previous device reaches the last location of memory. There will be an  $\overline{XO}$  pulse when the Write pointer reaches the last location of memory, and an additional  $\overline{XO}$  pulse when the Read pointer reaches the last location of memory.

**DATA OUTPUTS ( $Q_0-Q_8$ )** —  $Q_0-Q_8$  are data outputs for 9-bit wide data. These outputs are in a high impedance condition whenever Read ( $\overline{R}$ ) is in a high state.




2661 drw 02

**NOTE:**

1.  $\overline{W}$  and  $\overline{R}$  =  $V_{IH}$  around the rising edge of  $\overline{RS}$ .

Figure 2. Reset



2661 drw 03

Figure 3. Asynchronous Write and Read Operation




Figure 4. Full Flag Timing From Last Write to First Read





Figure 5. Empty Flag Timing From Last Read to First Write




**NOTE:**

1.  $\bar{EF}$ ,  $\bar{FF}$  and  $\bar{HF}$  may change status during Retransmit, but flags will be valid at  $t_{RTC}$ .


Figure 6. Retransmit

5




2661 drw 07

Figure 7. Minimum Timing for an Empty Flag Coincident Read Pulse.




2661 drw 08

Figure 8. Minimum Timing for a Full Flag Coincident Write Pulse.



2661 drw 09

Figure 9. Half-Full Flag Timing



2661 drw 10

Figure 10. Expansion Out






Figure 11. Expansion In

**OPERATING MODES:**

Care must be taken to assure that the appropriate flag is monitored by each system (i.e.  $\overline{FF}$  is monitored on the device where  $\overline{W}$  is used;  $\overline{EF}$  is monitored on the device where  $\overline{R}$  is used). For additional information, refer to Tech Note 8: *Operating FIFOs on Full and Empty Boundary Conditions* and Tech Note 6: *Designing with FIFOs*.

**Single Device Mode**

A single IDT7203/7204/7205/7206 may be used when the application requirements are for 2048/4096/8192/16384 words or less. The IDT7203/7204/7205/7206 is in a Single Device Configuration when the Expansion In ( $\overline{XI}$ ) control input is grounded (see Figure 12).

**Depth Expansion**

The IDT7203/7204/7205/7206 can easily be adapted to applications when the requirements are for greater than 2048/4096/8192/16384 words. Figure 14 demonstrates Depth Expansion using three IDT7203/7204/7205/7206s. Any depth can be attained by adding additional IDT7203/7204/7205/7206s. The IDT7203/7204/7205/7206 operates in the Depth Expansion mode when the following conditions are met:

1. The first device must be designated by grounding the First Load ( $\overline{FL}$ ) control input.
2. All other devices must have  $\overline{FL}$  in the high state.
3. The Expansion Out ( $\overline{XO}$ ) pin of each device must be tied to the Expansion In ( $\overline{XI}$ ) pin of the next device. See Figure 14.
4. External logic is needed to generate a composite Full Flag ( $\overline{FF}$ ) and Empty Flag ( $\overline{EF}$ ). This requires the ORing of all  $\overline{EF}$ s and ORing of all  $\overline{FF}$ s (i.e. all must be set to generate the correct composite  $\overline{FF}$  or  $\overline{EF}$ ). See Figure 14.
5. The Retransmit ( $\overline{RT}$ ) function and Half-Full Flag ( $\overline{HF}$ ) are not available in the Depth Expansion Mode.

For additional information, refer to Tech Note 9: *Cascading FIFOs or FIFO Modules*.

**USAGE MODES:**

**Width Expansion**

Word width may be increased simply by connecting the corresponding input control signals of multiple devices. Status flags ( $\overline{EF}$ ,  $\overline{FF}$  and  $\overline{HF}$ ) can be detected from any one device. Figure 13 demonstrates an 18-bit word width by using two IDT7203/7204/7205/7206s. Any word width can be attained by adding additional IDT7203/7204/7205/7206s (Figure 13).

**Bidirectional Operation**

Applications which require data buffering between two systems (each system capable of Read and Write operations) can be achieved by pairing IDT7203/7204/7205/7206s as shown in Figure 16. Both Depth Expansion and Width Expansion may be used in this mode.

**Data Flow-Through**

Two types of flow-through modes are permitted, a read flow-through and write flow-through mode. For the read flow-through mode (Figure 17), the FIFO permits a reading of a single word after writing one word of data into an empty FIFO. The data is enabled on the bus in ( $t_{WEF} + t_A$ ) ns after the rising edge of  $\overline{W}$ , called the first write edge, and it remains on the bus until the  $\overline{R}$  line is raised from low-to-high, after which the bus would go into a three-state mode after  $t_{RHZ}$  ns. The  $\overline{EF}$  line would have a pulse showing temporary deassertion and then would be asserted.

In the write flow-through mode (Figure 18), the FIFO permits the writing of a single word of data immediately after reading one word of data from a full FIFO. The  $\overline{R}$  line causes the  $\overline{FF}$  to be deasserted but the  $\overline{W}$  line being low causes it to be asserted again in anticipation of a new data word. On the rising edge of  $\overline{W}$ , the new word is loaded in the FIFO. The  $\overline{W}$  line must be toggled when  $\overline{FF}$  is not asserted to write new data in the FIFO and to increment the write pointer.

**Compound Expansion**

The two expansion techniques described above can be applied together in a straightforward manner to achieve large FIFO arrays (see Figure 15).







Figure 12. Block Diagram of 2048 x 9/4096 x 9/8192 x 9/16384 x 9 FIFO Used in Single Device Mode



**NOTE:**

1. Flag detection is accomplished by monitoring the FF, EF and HF signals on either (any) device used in the width expansion configuration. Do not connect any output signals together.

Figure 13. Block Diagram of 2048 x 18/4096 x 18/8192 x 18/16384 x 18 FIFO Memory Used in Width Expansion Mode

**TRUTH TABLES**

**TABLE I – RESET AND RETRANSMIT**

SINGLE DEVICE CONFIGURATION/WIDTH EXPANSION MODE

Mode	Inputs			Internal Status		Outputs		
	RS	RT	XI	Read Pointer	Write Pointer	EF	FF	HF
Reset	0	X	0	Location Zero	Location Zero	0	1	1
Retransmit	1	0	0	Location Zero	Unchanged	X	X	X
Read/Write	1	1	0	Increment <sup>(1)</sup>	Increment <sup>(1)</sup>	X	X	X

NOTE:

1. Pointer will Increment if flag is high.

2661 tbl 07

**TABLE II – RESET AND FIRST LOAD**

DEPTH EXPANSION/COMPOUND EXPANSION MODE

Mode	Inputs			Internal Status		Outputs	
	RS	FL	XI	Read Pointer	Write Pointer	EF	FF
Reset First Device	0	0	(1)	Location Zero	Location Zero	0	1
Reset all Other Devices	0	1	(1)	Location Zero	Location Zero	0	1
Read/Write	1	X	(1)	X	X	X	X


NOTES:

1. XI is connected to XI of previous device. See Figure 14.

2. RS = Reset Input, FL/RT = First Load/Retransmit, EF = Empty Flag Output, FF = Full Flag Output, XI = Expansion Input, HF = Half-Full Flag Output


2661 tbl 08

**5**



2661 drw 14

Figure 14. Block Diagram of 6149 x 9/12298 x 9/24596 x 9/49152 x 9 FIFO Memory (Depth Expansion)




2661 drw 15

**NOTES:**


1. For depth expansion block see section on Depth Expansion and Figure 14.
2. For Flag detection see section on Width Expansion and Figure 13.

**Figure 15. Compound FIFO Expansion**




2661 drw 16

**Figure 16. Bidirectional FIFO Operation**



2661 drw 17

**Figure 17. Read Data Flow-Through Mode**



2661 drw 18

Figure 18. Write Data Flow-Through Mode

5