

# 18-Mbit (512K x 36/1M x 18) Flow-Through SRAM

#### **Features**

- · Supports 133-MHz bus operations
- 512K X 36/1M X 18 common I/O
- 3.3V –5% and +10% core power supply (V<sub>DD</sub>)
- 2.5V or 3.3V I/O supply (V<sub>DDQ</sub>)
- Fast clock-to-output times
  - 6.5 ns (133-MHz version)
  - -7.5 ns (117-MHz version)
  - 8.5 ns (100-MHz version)
- Provide high-performance 2-1-1-1 access rate
- User-selectable burst counter supporting Intel<sup>®</sup> Pentium<sup>®</sup> interleaved or linear burst sequences
- · Separate processor and controller address strobes
- · Synchronous self-timed write
- · Asynchronous output enable
- Offered in JEDEC-standard 100-pin TQFP,119-ball BGA and 165-ball fBGA packages
- JTAG boundary scan for BGA and fBGA packages
- "ZZ" Sleep Mode option

## Functional Description[1]

The CY7C1381D/CY7C1383D is a 3.3V, 512K x 36 and 1M x 18 Synchronous Flowthrough SRAMs, respectively designed to interface with high-speed microprocessors with minimum glue logic. Maximum access delay from clock rise is 6.5 ns (133-MHz version). A 2-bit on-chip counter captures the first address in a burst and increments the address automatically for the rest of the burst access. All synchronous inputs are gated by registers controlled by a positive-edge-triggered Clock Input (CLK). The synchronous inputs include all addresses, all data inputs, address-pipelining Chip Enable ( $\overline{\text{CE}}_1$ ), depth-expansion Chip Enables ( $\overline{\text{CE}}_2$  and  $\overline{\text{CE}}_3$  [2]), Burst Control inputs ( $\overline{\text{ADSC}}$ ,  $\overline{\text{ADSP}}$ , and  $\overline{\text{ADV}}$ ), Write Enables ( $\overline{\text{BW}}_x$ , and  $\overline{\text{BWE}}$ ), and Global Write ( $\overline{\text{GW}}$ ). Asynchronous inputs include the Output Enable ( $\overline{\text{OE}}$ ) and the ZZ pin.

The CY7C1381D/CY7C1383D allows either interleaved or linear burst sequences, selected by the MODE input pin. A HIGH selects an interleaved burst sequence, while a LOW selects a linear burst sequence. Burst accesses can be initiated with the Processor Address Strobe (ADSP) or the cache Controller Address Strobe (ADSC) inputs. Address advancement is controlled by the Address Advancement (ADV) input.

Addresses and chip enables are registered at rising edge of clock when either Address Strobe Processor ( $\overline{ADSP}$ ) or Address Strobe Controller ( $\overline{ADSC}$ ) are active. Subsequent burst addresses can be internally generated as controlled by the Advance pin ( $\overline{ADV}$ ).

The CY7C1381D/CY7C1383D operates from a +3.3V core power supply while all outputs may operate with either a +2.5 or +3.3V supply. All inputs and outputs are JEDEC-standard JESD8-5-compatible.

#### Selection Guide


	133 MHz	117 MHz	100 MHz	Unit
Maximum Access Time	6.5	7.5	8.5	ns
Maximum Operating Current	210	190	175	mA
Maximum CMOS Standby Current	70	70	70	mA


#### Notes

1. For best-practices recommendations, please refer to the Cypress application note System Design Guidelines on www.cypress.com.

2. CE<sub>3</sub>, CE<sub>2</sub> are for TQFP and 165 fBGA package only. 119 BGA is offered only in 1 Chip Enable.










## **Pin Configurations**

#### 100-pin TQFP Pinout





**Pin Configurations** (continued)

## 119-ball BGA (1 Chip Enable with JTAG)

## CY7C1381D (512K x 36)

	1	2	3	4	5	6	7
Α	$V_{DDQ}$	Α	Α	ADSP	Α	Α	$V_{DDQ}$
В	NC	Α	Α	ADSC	Α	Α	NC
С	NC	Α	Α	$V_{DD}$	Α	Α	NC
D	$DQ_C$	$DQP_C$	V <sub>SS</sub>	NC	$V_{SS}$	DQPB	$DQ_B$
E	$DQ_C$	$DQ_C$	$V_{SS}$	Œ <sub>1</sub>	$V_{SS}$	$DQ_B$	$DQ_B$
F	$V_{DDQ}$	$DQ_C$	$V_{SS}$	ŌĒ	$V_{SS}$	$DQ_B$	$V_{\mathrm{DDQ}}$
G	$DQ_C$	$DQ_C$	$\overline{BW}_C$	ADV	$\overline{BW}_B$	DQ <sub>B</sub>	$DQ_B$
Н	$DQ_C$	$DQ_C$	$V_{SS}$	GW	$V_{SS}$	$DQ_B$	$DQ_B$
J	$V_{DDQ}$	$V_{DD}$	NC	$V_{DD}$	NC	$V_{DD}$	$V_{DDQ}$
K	$DQ_D$	$DQ_D$	$V_{SS}$	CLK	$V_{SS}$	$DQ_A$	$DQ_A$
L	$DQ_D$	$DQ_D$	$\overline{BW}_D$	NC	$\overline{BW}_A$	$DQ_A$	$DQ_A$
M	$V_{\mathrm{DDQ}}$	$DQ_D$	$V_{SS}$	BWE	$V_{SS}$	$DQ_A$	$V_{\mathrm{DDQ}}$
N	$DQ_D$	$DQ_D$	$V_{SS}$	A1	$V_{SS}$	$DQ_A$	$DQ_A$
Р	$DQ_D$	$DQP_D$	$V_{SS}$	A0	$V_{SS}$	DQP <sub>A</sub>	$DQ_A$
R	NC	Α	MODE	$V_{DD}$	NC	Α	NC
Т	NC	NC	Α	Α	Α	NC	ZZ
U	$V_{DDQ}$	TMS	TDI	TCK	TDO	NC	$V_{DDQ}$

## CY7C1383D (1M x 18)

	1	2	3	4	5	6	7
Α	$V_{\mathrm{DDQ}}$	Α	Α	ADSP	Α	Α	$V_{\mathrm{DDQ}}$
В	NC	Α	Α	ADSC	Α	Α	NC
С	NC	Α	Α	$V_{DD}$	Α	Α	NC
D	$DQ_B$	NC	$V_{SS}$	NC	$V_{SS}$	DQP <sub>A</sub>	NC
E	NC	$DQ_B$	$V_{SS}$	Œ <sub>1</sub>	$V_{SS}$	NC	$DQ_A$
F	$V_{\mathrm{DDQ}}$	NC	$V_{SS}$	ŌE	$V_{SS}$	$DQ_A$	$V_{\mathrm{DDQ}}$
G	NC	$DQ_B$	$\overline{BW}_B$	ADV	NC	NC	$DQ_A$
Н	$DQ_B$	NC	$V_{SS}$	GW	$V_{SS}$	$DQ_A$	NC
J	$V_{DDQ}$	$V_{DD}$	NC	$V_{DD}$	NC	$V_{DD}$	$V_{DDQ}$
K	NC	$DQ_B$	$V_{SS}$	CLK	$V_{SS}$	NC	$DQ_A$
L	$DQ_B$	NC	NC	NC	$\overline{BW}_A$	$DQ_A$	NC
М	$V_{DDQ}$	$DQ_B$	$V_{SS}$	BWE	$V_{SS}$	NC	$V_{DDQ}$
N	DQ <sub>B</sub>	NC	$V_{SS}$	A1	$V_{SS}$	DQ <sub>A</sub>	NC
Р	NC	DQPB	$V_{SS}$	A0	$V_{SS}$	NC	DQ <sub>A</sub>
R	NC	Α	MODE	$V_{DD}$	NC	Α	NC
Т	NC	Α	Α	NC	Α	Α	ZZ
U	$V_{DDQ}$	TMS	TDI	TCK	TDO	NC	$V_{DDQ}$



## **Pin Configurations** (continued)

## 165-ball fBGA (3 Chip Enable) CY7C1381D (512K x 36)

	1	2	3	4	5	6	7	8	9	10	11
Α	NC / 288M	Α	Œ <sub>1</sub>	$\overline{BW}_C$	$\overline{BW}_B$	$\overline{CE}_3$	BWE	ADSC	ADV	Α	NC
В	NC	Α	CE <sub>2</sub>	$\overline{BW}_D$	$\overline{\text{BW}}_{\text{A}}$	CLK	GW	OE	ADSP	Α	NC / 144M
С	$DQP_C$	NC	$V_{DDQ}$	$V_{SS}$	$V_{SS}$	$V_{SS}$	$V_{SS}$	$V_{SS}$	$V_{DDQ}$	NC	DQPB
D	$DQ_C$	$DQ_C$	$V_{DDQ}$	$V_{DD}$	$V_{SS}$	$V_{SS}$	$V_{SS}$	$V_{DD}$	$V_{DDQ}$	$DQ_B$	$DQ_B$
Е	$DQ_C$	$DQ_C$	$V_{DDQ}$	$V_{DD}$	$V_{SS}$	$V_{SS}$	$V_{SS}$	$V_{DD}$	$V_{DDQ}$	$DQ_B$	$DQ_B$
F	$DQ_C$	$DQ_C$	$V_{DDQ}$	$V_{DD}$	$V_{SS}$	$V_{SS}$	$V_{SS}$	$V_{DD}$	$V_{\mathrm{DDQ}}$	$DQ_B$	DQ <sub>B</sub>
G	$DQ_C$	$DQ_C$	$V_{DDQ}$	$V_{DD}$	$V_{SS}$	$V_{SS}$	$V_{SS}$	$V_{DD}$	$V_{DDQ}$	$DQ_B$	$DQ_B$
Н	NC	NC	NC	$V_{DD}$	$V_{SS}$	$V_{SS}$	$V_{SS}$	$V_{DD}$	NC	NC	ZZ
J	$DQ_D$	$DQ_D$	$V_{DDQ}$	$V_{DD}$	$V_{SS}$	$V_{SS}$	$V_{SS}$	$V_{DD}$	$V_{DDQ}$	$DQ_A$	$DQ_A$
K	$DQ_D$	$DQ_D$	$V_{DDQ}$	$V_{DD}$	$V_{SS}$	$V_{SS}$	$V_{SS}$	$V_{DD}$	$V_{DDQ}$	$DQ_A$	$DQ_A$
L	$DQ_D$	$DQ_D$	$V_{DDQ}$	$V_{DD}$	$V_{SS}$	$V_{SS}$	$V_{SS}$	$V_{DD}$	$V_{\mathrm{DDQ}}$	$DQ_A$	$DQ_A$
M	$DQ_D$	$DQ_D$	$V_{DDQ}$	$V_{DD}$	$V_{SS}$	$V_{SS}$	$V_{SS}$	$V_{DD}$	$V_{DDQ}$	$DQ_A$	$DQ_A$
N	DQP <sub>D</sub>	NC	$V_{DDQ}$	$V_{SS}$	NC	Α	NC	$V_{SS}$	$V_{DDQ}$	NC	DQP <sub>A</sub>
Р	NC	NC / 72M	Α	Α	TDI	A1	TDO	Α	Α	Α	Α
R	MODE	NC / 36M	Α	Α	TMS	A0	TCK	Α	Α	Α	Α

## CY7C1383D (1M x 18)

	1	2	3	4	5	6	7	8	9	10	11
Α	NC / 288M	Α	Œ <sub>1</sub>	$\overline{BW}_B$	NC	CE <sub>3</sub>	BWE	ADSC	ADV	Α	Α
В	NC	Α	CE <sub>2</sub>	NC	BW <sub>A</sub>	CLK	GW	ŌE	ADSP	Α	NC / 144M
С	NC	NC	$V_{DDQ}$	$V_{SS}$	$V_{SS}$	$V_{SS}$	$V_{SS}$	$V_{SS}$	$V_{DDQ}$	NC	DQP <sub>A</sub>
D	NC	$DQ_B$	$V_{DDQ}$	$V_{DD}$	$V_{SS}$	$V_{SS}$	$V_{SS}$	$V_{DD}$	$V_{DDQ}$	NC	$DQ_A$
E	NC	DQ <sub>B</sub>	$V_{DDQ}$	$V_{DD}$	$V_{SS}$	$V_{SS}$	$V_{SS}$	$V_{DD}$	$V_{DDQ}$	NC	$DQ_A$
F	NC	DQ <sub>B</sub>	$V_{DDQ}$	$V_{DD}$	$V_{SS}$	$V_{SS}$	$V_{SS}$	$V_{DD}$	$V_{DDQ}$	NC	$DQ_A$
G	NC	DQ <sub>B</sub>	$V_{DDQ}$	$V_{DD}$	$V_{SS}$	$V_{SS}$	$V_{SS}$	$V_{DD}$	$V_{DDQ}$	NC	$DQ_A$
Н	$V_{SS}$	NC	NC	$V_{DD}$	$V_{SS}$	$V_{SS}$	$V_{SS}$	$V_{DD}$	NC	NC	ZZ
J	$DQ_B$	NC	$V_{DDQ}$	$V_{DD}$	$V_{SS}$	$V_{SS}$	$V_{SS}$	$V_{DD}$	$V_{DDQ}$	$DQ_A$	NC
K	$DQ_B$	NC	$V_{DDQ}$	$V_{DD}$	$V_{SS}$	$V_{SS}$	$V_{SS}$	$V_{DD}$	$V_{DDQ}$	$DQ_A$	NC
L	$DQ_B$	NC	$V_{\mathrm{DDQ}}$	$V_{DD}$	$V_{SS}$	$V_{SS}$	$V_{SS}$	$V_{DD}$	$V_{\mathrm{DDQ}}$	$DQ_A$	NC
M	DQ <sub>B</sub>	NC	$V_{DDQ}$	$V_{DD}$	$V_{SS}$	$V_{SS}$	$V_{SS}$	$V_{DD}$	$V_{DDQ}$	$DQ_A$	NC
N	DQPB	NC	$V_{DDQ}$	$V_{SS}$	NC	Α	NC	$V_{SS}$	$V_{DDQ}$	NC	NC
Р	NC	NC / 72M	Α	Α	TDI	A1	TDO	Α	Α	Α	Α
R	MODE	NC / 36M	Α	Α	TMS	A0	TCK	Α	Α	Α	А



## **Pin Definitions**

Name	I/O	Description
A <sub>0</sub> , A <sub>1</sub> , A	Input- Synchronous	Address Inputs used to select one of the address locations. Sampled at the rising edge of the CLK if ADSP or ADSC is active LOW, and $CE_1$ , $CE_2$ , and $CE_3^{[2]}$ are sampled active. $A_{[1:0]}$ feed the 2-bit counter.
BW <sub>A</sub> ,BW <sub>B</sub> BW <sub>C</sub> BW <sub>D</sub>	Input- Synchronous	Byte Write Select Inputs, active LOW. Qualified with BWE to conduct byte writes to the SRAM. Sampled on the rising edge of CLK.
GW	Input- Synchronous	<b>Global Write Enable Input, active LOW</b> . When asserted LOW on the rising edge of CLK, a global write is conducted (ALL bytes are written, regardless of the values on $BW_{[A:D]}$ and $BWE$ ).
CLK	Input- Clock	<b>Clock Input</b> . Used to capture all synchronous inputs to the device. Also used to increment the burst counter when ADV is asserted LOW, during a burst operation.
CE <sub>1</sub>	Input- Synchronous	Chip Enable 1 Input, active $\underline{LOW}$ . Sampled on the rising edge of $\underline{CLK}$ . Used in conjunction with $CE_2$ and $\overline{CE_3}^{[2]}$ to select/deselect the device. ADSP is ignored if $\overline{CE}_1$ is HIGH. $\overline{CE}_1$ is sampled only when a new external address is loaded.
CE <sub>2</sub>	Input- Synchronous	Chip Enable 2 Input, active <u>HIGH</u> . Sampled on the rising edge of CLK. Used in conjunction with $\overline{\text{CE}}_1$ and $\overline{\text{CE}}_3^{[2]}$ to select/deselect the device. $\overline{\text{CE}}_2$ is sampled only when a new external address is loaded.
CE <sub>3</sub> <sup>[2]</sup>	Input- Synchronous	Chip Enable 3 Input, active LOW. Sampled on the rising edge of CLK. Used in conjunction with $\overline{\text{CE}}_1$ and $\text{CE}_2$ to select/deselect the device. $\overline{\text{CE}}_3$ is sampled only when a new external address is loaded.
ŌĒ	Input- Asynchronous	Output Enable, asynchronous input, active LOW. Controls the direction of the I/O pins. When LOW, the I/O pins behave as outputs. When deasserted HIGH, I/O pins are tri-stated, and act as input data pins. OE is masked during the first clock of a read cycle when emerging from a deselected state.
ADV	Input- Synchronous	Advance Input signal, sampled on the rising edge of CLK. When asserted, it automatically increments the address in a burst cycle.
ADSP	Input- Synchronous	Address Strobe from Processor, sampled on the rising edge of CLK, active LOW. When asserted LOW, addresses presented to the device are captured in the address registers. A $_{[1:0]}$ are also loaded into the burst counter. When ADSP and ADSC are both asserted, only ADSP is recognized. ASDP is ignored when $\overline{\text{CE}}_1$ is deasserted HIGH
ADSC	Input- Synchronous	Address Strobe from Controller, sampled on the rising edge of CLK, active LOW. When asserted LOW, addresses presented to the device are captured in the address registers. A $_{[1:0]}$ are also loaded into the burst counter. When ADSP and ADSC are both asserted, only ADSP is recognized.
BWE	Input- Synchronous	<b>Byte Write Enable Input, active LOW</b> . Sampled on the rising edge of CLK. This signal must be asserted LOW to conduct a byte write.
ZZ	Input- Asynchronous	<b>ZZ</b> "sleep" Input, active HIGH. When asserted HIGH places the device in a non-time-critical "sleep" condition with data integrity preserved. For normal operation, this pin has to be LOW or left floating. ZZ pin has an internal pull-down.
DQs	I/O- Synchronous	<b>Bidirectional Data I/O lines</b> . As inputs, they feed into an on-chip data register that is triggered by the rising edge of CLK. As outputs, they deliver the data contained in the memory location specified by the addresses presented during the previous clock rise of the read cycle. The direction of the pins is controlled by $\overline{\text{OE}}$ . When $\overline{\text{OE}}$ is asserted LOW, the pins behave as outputs. When HIGH, $\overline{\text{DQ}}_{\text{S}}$ and $\overline{\text{DQP}}_{\text{X}}$ are placed in a tri-state condition. The outputs are automatically tri-stated during the data portion of a write sequence, during the first clock when emerging from a deselected state, and when the device is deselected, regardless of the state of $\overline{\text{OE}}$ .

## **PRELIMINARY**



## Pin Definitions (continued)

Name	I/O	Description
DQP <sub>X</sub>	I/O- Synchronous	$\begin{array}{c} \textbf{Bidirectional Data Parity I/O Lines.} \ \text{Functionally, thes} \underline{e} \ \underline{sig} \text{nals are identical} \\ \text{to DQ}_s. \ \text{During write sequences, DQP}_X \ \text{is controlled by BW}_X \ \text{correspondingly.} \end{array}$
MODE	Input-Static	Selects Burst Order. When tied to GND selects linear burst sequence. When tied to $V_{DD}$ or left floating selects interleaved burst sequence. This is a strap pin and should remain static during device operation. Mode Pin has an internal pull-up.
$V_{DD}$	Power Supply	Power supply inputs to the core of the device.
$V_{DDQ}$	I/O Power Supply	Power supply for the I/O circuitry.
V <sub>SS</sub>	Ground	Ground for the core of the device.
$V_{SSQ}$	I/O Ground	Ground for the I/O circuitry.
TDO	JTAG serial output Synchronous	Serial data-out to the JTAG circuit. Delivers data on the negative edge of TCK. If the JTAG feature is not being utilized, this pin should be left unconnected. This pin is not available on TQFP packages.
TDI	JTAG serial input Synchronous	Serial data-In to the JTAG circuit. Sampled on the rising edge of TCK. If the JTAG feature is not being utilized, this pin can be left floating or connected to $V_{DD}$ through a pull up resistor. This pin is not available on TQFP packages.
TMS	JTAG serial input Synchronous	Serial data-In to the JTAG circuit. Sampled on the rising edge of TCK. If the JTAG feature is not being utilized, this pin can be disconnected or connected to $V_{DD}$ . This pin is not available on TQFP packages.
TCK	JTAG-Clock	Clock input to the JTAG circuitry. If the JTAG feature is not being utilized, this pin must be connected to V <sub>SS</sub> . This pin is not available on TQFP packages.
NC	-	<b>No Connects</b> . Not internally connected to the die. 36M, 72M, 144M and 288M are address expansion pins are not internally connected to the die.
V <sub>SS</sub> /DNU	Ground/DNU	This pin can be connected to Ground or should be left floating.



#### **Functional Overview**

All synchronous inputs pass through input registers controlled by the rising edge of the clock. Maximum access delay from the clock rise ( $t_{\rm CDV}$ ) is 6.5 ns (133-MHz device).

The CY7C1381D/CY7C1383D supports secondary cache in systems utilizing either a linear or interleaved burst sequence. The interleaved burst order supports Pentium<sup>®</sup> and i486 processors. The linear burst sequence is suited for processors that utilize a linear burst sequence. The burst order is user-selectable, and is determined by sampling the MODE input. Accesses can be initiated with either the Processor Address Strobe (ADSP) or the Controller Address Strobe (ADSC). Address advancement through the burst sequence is controlled by the ADV input. A two-bit on-chip wraparound burst counter captures the first address in a burst sequence and automatically increments the address for the rest of the burst access.

Byte write operations are qualified with the Byte Write Enable  $(\overline{BWE})$  and Byte Write Select  $(\overline{BWX})$  inputs. A Global Write Enable  $(\overline{GW})$  overrides all byte write inputs and writes data to all four bytes. All writes are simplified with on-chip synchronous self-timed write circuitry.

Three synchronous Chip Selects  $(\overline{CE}_1, CE_2, \overline{CE}_3^{[2]})$  and an asynchronous Output Enable  $(\overline{OE})$  provide for easy bank selection and output tri-state control.  $\overline{ADSP}$  is ignored if  $\overline{CE}_1$  is HIGH.

#### Single Read Accesses

A single read access is initiated when the following conditions are satisfied at clock rise: (1)  $\overline{CE}_1$ ,  $CE_2$ , and  $\overline{CE}_3^{[2]}$  are all asserted active, and (2)  $\overline{ADSP}$  or  $\overline{ADSC}$  is asserted LOW (if the access is initiated by  $\overline{ADSC}$ , the write inputs must be deasserted during this first cycle). The address presented to the address inputs is latched into the address register and the burst counter/control logic and presented to the memory core. If the  $\overline{OE}$  input is asserted LOW, the requested data will be available at the data outputs a maximum to  $t_{CDV}$  after clock rise.  $\overline{ADSP}$  is ignored if  $\overline{CE}_1$  is HIGH.

#### Single Write Accesses Initiated by ADSP

This access is initiated when the following conditions are satisfied at clock rise: (1)  $\overline{CE}_1$ ,  $CE_2$ ,  $\overline{CE}_3^{[2]}$  are all asserted active, and (2)  $\overline{ADSP}$  is asserted LOW. The addresses presented are loaded into the address register and the burst inputs ( $\overline{GW}$ ,  $\overline{BWE}$ , and  $\overline{BW}_X$ ) are ignored during this first clock cycle. If the write inputs are asserted active (see Write Cycle Descriptions table for appropriate states that indicate a write) on the next clock rise, the appropriate data will be latched and written into the device. Byte writes are allowed. All I/Os are tri-stated during a byte write. Since this is a common I/O device, the asynchronous  $\overline{OE}$  input signal must be deasserted and the I/Os must be tri-stated prior to the presentation of data

to DQs. As a safety precaution, the data lines are tri-stated once a write cycle is detected, regardless of the state of OE.

## Single Write Accesses Initiated by ADSC

This write access is initiated when the following conditions are satisfied at clock rise: (1)  $\overline{CE_1}$ ,  $\overline{CE_2}$ , and  $\overline{CE_3}^{[2]}$  are all asserted active, (2)  $\overline{ADSC}$  is asserted LOW, (3)  $\overline{ADSP}$  is deasserted HIGH, and (4) the write input signals ( $\overline{GW}$ ,  $\overline{BWE}$ , and  $\overline{BW}_X$ ) indicate a write access.  $\overline{ADSC}$  is ignored if  $\overline{ADSP}$  is active LOW. The addresses presented are loaded into the address register and the burst counter/control logic and delivered to the memory core. The information presented to  $\overline{DQ}_{[A:D]}$  will be written into the specified address location. Byte writes are allowed. All I/Os are tri-stated when a write is detected, even a byte write. Since this is a common I/O device, the asynchronous  $\overline{DE}$  input signal must be deasserted and the I/Os must be tri-stated prior to the presentation of data to  $\overline{DQ}$ s. As a safety precaution, the data lines are tri-stated once a write cycle is detected, regardless of the state of  $\overline{DE}$ .

#### **Burst Sequences**

The CY7C1381D/CY7C1383D provides an on-chip two-bit wraparound burst counter inside the SRAM. The burst counter is fed by  $A_{[1:0]}$ , and can follow either a linear or interleaved burst order. The burst order is determined by the state of the MODE input. A LOW on MODE will select a linear burst sequence. A HIGH on MODE will select an interleaved burst order. Leaving MODE unconnected will cause the device to default to a interleaved burst sequence.

# Interleaved Burst Address Table (MODE = Floating or V<sub>DD</sub>)

First Address A1: A0	Second Address A1: A0	Third Address A1: A0	Fourth Address A1: A0
00	01	10	11
01	00	11	10
10	11	00	01
11	10	01	00

# Linear Burst Address Table (MODE = GND)

First Address A1: A0	Second Address A1: A0	Third Address A1: A0	Fourth Address A1: A0
00	01	10	11
01	10	11	00
10	11	00	01
11	00	01	10



#### Sleep Mode

The ZZ input pin is an asynchronous input. Asserting ZZ places the SRAM in a power conservation "sleep" mode. Two clock cycles are required to enter into or exit from this "sleep" mode. While in this mode, data integrity is guaranteed. Accesses pending when entering the "sleep" mode are not considered valid nor is the completion of the operation guaranteed. The device must be deselected prior to entering the "sleep" mode.  $\overline{\text{CE}}_1$ ,  $\overline{\text{CE}}_2$ ,  $\overline{\text{CE}}_3$  [2],  $\overline{\text{ADSP}}$ , and  $\overline{\text{ADSC}}$  must remain inactive for the duration of  $t_{ZZREC}$  after the ZZ input returns LOW.

#### **ZZ Mode Electrical Characteristics**

Parameter	Description	Test Conditions	Min.	Max.	Unit
I <sub>DDZZ</sub>	Sleep mode standby current	$ZZ \ge V_{DD} - 0.2V$		80	mA
t <sub>ZZS</sub>	Device operation to ZZ	$ZZ \ge V_{DD} - 0.2V$		2t <sub>CYC</sub>	ns
t <sub>ZZREC</sub>	ZZ recovery time	ZZ <u>&lt;</u> 0.2V	2t <sub>CYC</sub>		ns
t <sub>ZZI</sub>	ZZ active to sleep current	This parameter is sampled		2t <sub>CYC</sub>	ns
t <sub>RZZI</sub>	ZZ Inactive to exit sleep current	This parameter is sampled	0		ns

#### **Truth Table**[3, 4, 5, 6, 7]

Cycle Description	ADDRESS Used	CE <sub>1</sub>	CE <sub>2</sub>	CE <sub>3</sub>	ZZ	ADSP	ADSC	ADV	WRITE	OE	CLK	DQ
Deselected Cycle, Power-down	None	Н	Х	Х	L	Х	L	Х	Х	Х	L-H	Tri-State
Deselected Cycle, Power-down	None	L	L	Х	L	L	Х	Х	Х	Х	L-H	Tri-State
Deselected Cycle, Power-down	None	L	Х	Н	L	L	Х	Х	Х	Х	L-H	Tri-State
Deselected Cycle, Power-down	None	L	L	Х	L	Н	L	Х	Х	Х	L-H	Tri-State
Deselected Cycle, Power-down	None	Х	Х	Х	Г	Н	L	Х	Х	Х	L-H	Tri-State
Sleep Mode, Power-down	None	Х	Х	Х	Н	Х	Х	Х	Х	Х	Х	Tri-State
Read Cycle, Begin Burst	External	L	Н	L	L	L	Х	Х	Х	Ш	L-H	Q
Read Cycle, Begin Burst	External	L	Н	L	L	Ш	X	Χ	Χ	Η	L-H	Tri-State
Write Cycle, Begin Burst	External	L	Н	L	L	Н	L	Χ	L	Χ	L-H	D
Read Cycle, Begin Burst	External	L	Н	L	L	Н	L	Χ	Н	Ш	L-H	Q
Read Cycle, Begin Burst	External	L	Н	L	L	Н	L	Χ	Н	Н	L-H	Tri-State
Read Cycle, Continue Burst	Next	Χ	Χ	Χ	L	Н	Н	L	Н	L	L-H	Q
Read Cycle, Continue Burst	Next	Χ	Х	Χ	L	Н	Н	L	Н	Н	L-H	Tri-State

#### Notes:

- 3. X="Don't Care." H = Logic HIGH, L = Logic LOW.
- 4. WRITE = L when any one or more Byte Write enable signals and BWE = L or GW= L. WRITE = H when all Byte write enable signals , BWE, GW = H...
- 5. The DQ pins are controlled by the current cycle and the OE signal. OE is asynchronous and is not sampled with the clock.
- 6. The SRAM always initiates a read cycle when ADSP is asserted, regardless of the state of GW, BWE, or BW<sub>x</sub>. Writes may occur only on subsequent <u>clo</u>cks after the <u>ADSP</u> or with the assertion of ADSC. As a result, OE must be driven HIGH prior to the start of the write cycle to allow the outputs to tri-state. OE is a don't care for the remainder of the write cycle.
- 7.  $\overline{\text{OE}}$  is asynchronous and is not sampled with the clock rise. It is masked internally during write cycles. During a read cycle all data bits are Tri-State when  $\overline{\text{OE}}$  is inactive or when the device is deselected, and all data bits behave as output when  $\overline{\text{OE}}$  is active (LOW).



## **Truth Table**[3, 4, 5, 6, 7]

Cycle Description	ADDRESS Used	CE <sub>1</sub>	CE <sub>2</sub>	CE <sub>3</sub>	ZZ	ADSP	ADSC	ADV	WRITE	OE	CLK	DQ
Read Cycle, Continue Burst	Next	Н	Х	Х	L	Х	Н	L	Н	L	L-H	Q
Read Cycle, Continue Burst	Next	Н	Х	Х	L	Х	Н	L	Н	Н	L-H	Tri-State
Write Cycle, Continue Burst	Next	Х	Х	Х	L	Н	Н	L	L	Х	L-H	D
Write Cycle, Continue Burst	Next	Н	Х	Х	L	Х	Н	L	L	Х	L-H	D
Read Cycle, Suspend Burst	Current	Х	Χ	Х	L	Н	Н	Н	Н	L	L-H	Q
Read Cycle, Suspend Burst	Current	Х	Х	Х	L	Н	Н	Н	Н	Н	L-H	Tri-State
Read Cycle, Suspend Burst	Current	Н	Х	Х	L	Х	Н	Н	Н	L	L-H	Q
Read Cycle, Suspend Burst	Current	Н	Χ	Х	L	Х	Н	Н	Н	Н	L-H	Tri-State
Write Cycle, Suspend Burst	Current	Х	Х	Х	L	Н	Н	Н	L	Х	L-H	D
Write Cycle, Suspend Burst	Current	Н	Х	Х	L	Х	Н	Н	L	Х	L-H	D

## Partial Truth Table for Read/Write<sup>[3, 8]</sup>

Function (CY7C1381D)	GW	BWE	BW <sub>D</sub>	BW <sub>C</sub>	BWB	BWA
Read	Н	Н	Х	Х	X	Х
Read	Н	L	Н	Н	Н	Н
Write Byte A (DQ <sub>A</sub> , DQP <sub>A</sub> )	Н	L	Н	Н	Н	L
Write Byte B(DQ <sub>B</sub> , DQP <sub>B</sub> )	Н	L	Н	Н	L	Н
Write Bytes A, B (DQ <sub>A</sub> , DQ <sub>B</sub> , DQP <sub>A</sub> , DQP <sub>B</sub> )	Н	L	Н	Н	L	L
Write Byte C (DQ <sub>C</sub> , DQP <sub>C</sub> )	Н	L	Н	L	Н	Н
Write Bytes C, A (DQ <sub>C</sub> , DQ <sub>A</sub> , DQP <sub>C</sub> , DQP <sub>A</sub> )	Н	L	Н	L	Н	L
Write Bytes C, B (DQ <sub>C</sub> , DQ <sub>B</sub> , DQP <sub>C</sub> , DQP <sub>B</sub> )	Н	L	Н	L	L	Н
Write Bytes C, B, A ( $DQ_C$ , $DQ_B$ , $DQ_{A}$ , $DQP_C$ , $DQP_B$ , $DQP_A$ )	Н	L	Н	L	L	L
Write Byte D (DQ <sub>D</sub> , DQP <sub>D</sub> )	Н	L	L	Н	Н	Н
Write Bytes D, A (DQ <sub>D</sub> , DQ <sub>A</sub> , DQP <sub>D</sub> , DQP <sub>A</sub> )	Н	L	L	Н	Н	L
Write Bytes D, B (DQ <sub>D</sub> , DQ <sub>A</sub> , DQP <sub>D</sub> , DQP <sub>A</sub> )	Н	L	L	Н	L	Н
Write Bytes D, B, A ( $DQ_D$ , $DQ_B$ , $DQ_{A}$ , $DQP_D$ , $DQP_B$ , $DQP_A$ )	Н	L	L	Н	L	L
Write Bytes D, B (DQ <sub>D</sub> , DQ <sub>B</sub> , DQP <sub>D</sub> , DQP <sub>B</sub> )	Н	L	L	L	Н	Н
Write Bytes D, B, A ( $DQ_D$ , $DQ_C$ , $DQ_{A}$ , $DQP_D$ , $DQP_C$ , $DQP_A$ )	Н	L	L	L	Н	L
Write Bytes D, C, A ( $DQ_D$ , $DQ_B$ , $DQ_{A_1}$ , $DQP_D$ , $DQP_B$ , $DQP_A$ )	Н	L	L	L	L	Н
Write All Bytes	Н	L	L	L	L	L
Write All Bytes	L	Х	Х	Х	Х	Х

## **Truth Table for Read/Write**[3,8]

Function (CY7C1383D)	GW	BWE	BW <sub>B</sub>	BWA
Read	Н	Н	X	Х
Read	Н	L	Н	Н
Write Byte A - ( DQ <sub>A</sub> and DQP <sub>A</sub> )	Н	L	Н	L
Write Byte B - ( DQ <sub>B</sub> and DQP <sub>B</sub> )	Н	L	L	Н
Write All Bytes	Н	L	L	L
Write All Bytes	L	Х	Х	Х

## Note:

<sup>8.</sup> Table only lists a partial listing of the byte write combinations. Any Combination of  $\overline{BW}_X$  is valid Appropriate write will be done based on which byte write is active.



## IEEE 1149.1 Serial Boundary Scan (JTAG)


The CY7C1381D/CY7C1383D incorporates a serial boundary scan test access port (TAP). This part is fully compliant with 1149.1. The TAP operates using JEDEC-standard 3.3V or 2.5V I/O logic levels.

The CY7C1381D/CY7C1383D contains a TAP controller, instruction register, boundary scan register, bypass register, and ID register.

#### **Disabling the JTAG Feature**

It is possible to operate the SRAM without using the JTAG feature. To disable the TAP controller, TCK must be tied LOW (V\_{SS}) to prevent clocking of the device. TDI and TMS are internally pulled up and may be unconnected. They may alternately be connected to  $V_{DD}$  through a pull-up resistor. TDO should be left unconnected. Upon power-up, the device will come up in a reset state which will not interfere with the operation of the device.

#### **TAP Controller State Diagram**



The 0/1 next to each state represents the value of TMS at the rising edge of TCK.

#### **Test Access Port (TAP)**

#### Test Clock (TCK)

The test clock is used only with the TAP controller. All inputs are captured on the rising edge of TCK. All outputs are driven from the falling edge of TCK.

### Test MODE SELECT (TMS)

The TMS input is used to give commands to the TAP controller and is sampled on the rising edge of TCK. It is allowable to leave this ball unconnected if the TAP is not used. The ball is pulled up internally, resulting in a logic HIGH level.


#### Test Data-In (TDI)

The TDI ball is used to serially input information into the registers and can be connected to the input of any of the registers. The register between TDI and TDO is chosen by the instruction that is loaded into the TAP instruction register. For information on loading the instruction register, see **Figure**. TDI is internally pulled up and can be unconnected if the TAP is unused in an application. TDI is connected to the most significant bit (MSB) of any register. (See Tap Controller Block Diagram.)

#### Test Data-Out (TDO)

The TDO output ball is used to serially clock data-out from the registers. The output is active depending upon the current state of the TAP state machine. The output changes on the falling edge of TCK. TDO is connected to the least significant bit (LSB) of any register. (See Tap Controller State Diagram.)

### **TAP Controller Block Diagram**



#### Performing a TAP Reset

A RESET is performed by forcing TMS HIGH ( $V_{DD}$ ) for five rising edges of TCK. This RESET does not affect the operation of the SRAM and may be performed while the SRAM is operating.

At power-up, the TAP is reset internally to ensure that TDO comes up in a High-Z state.

### **TAP Registers**

Registers are connected between the TDI and TDO balls and allow data to be scanned into and out of the SRAM test circuitry. Only one register can be selected at a time through the instruction register. Data is serially loaded into the TDI ball on the rising edge of TCK. Data is output on the TDO ball on the falling edge of TCK.

#### Instruction Register

Three-bit instructions can be serially loaded into the instruction register. This register is loaded when it is placed between the TDI and TDO balls as shown in the Tap Controller Block Diagram. Upon power-up, the instruction register is loaded with the IDCODE instruction. It is also loaded with the IDCODE instruction if the controller is placed in a reset state as described in the previous section.



When the TAP controller is in the Capture-IR state, the two least significant bits are loaded with a binary "01" pattern to allow for fault isolation of the board-level serial test data path.

#### Bypass Register

To save time when serially shifting data through registers, it is sometimes advantageous to skip certain chips. The bypass register is a single-bit register that can be placed between the TDI and TDO balls. This allows data to be shifted through the SRAM with minimal delay. The bypass register is set LOW  $(V_{SS})$  when the BYPASS instruction is executed.

#### Boundary Scan Register

The boundary scan register is connected to all the input and bidirectional balls on the SRAM.

The boundary scan register is loaded with the contents of the RAM I/O ring when the TAP controller is in the Capture-DR state and is then placed between the TDI and TDO balls when the controller is moved to the Shift-DR state. The EXTEST, SAMPLE/PRELOAD and SAMPLE Z instructions can be used to capture the contents of the I/O ring.

The Boundary Scan Order tables show the order in which the bits are connected. Each bit corresponds to one of the bumps on the SRAM package. The MSB of the register is connected to TDI and the LSB is connected to TDO.

#### Identification (ID) Register

The ID register is loaded with a vendor-specific, 32-bit code during the Capture-DR state when the IDCODE command is loaded in the instruction register. The IDCODE is hardwired into the SRAM and can be shifted out when the TAP controller is in the Shift-DR state. The ID register has a vendor code and other information described in the Identification Register Definitions table.

#### **TAP Instruction Set**

#### Overview

Eight different instructions are possible with the three-bit instruction register. All combinations are listed in the Instruction Codes table. Three of these instructions are listed as RESERVED and should not be used. The other five instructions are described in detail below.

The TAP controller used in this SRAM is not fully compliant to the 1149.1 convention because some of the mandatory 1149.1 instructions are not fully implemented.

The TAP controller cannot be used to load address data or control signals into the SRAM and cannot preload the I/O buffers. The SRAM does not implement the 1149.1 commands EXTEST or INTEST or the PRELOAD portion of SAMPLE/PRELOAD; rather, it performs a capture of the I/O ring when these instructions are executed.

Instructions are loaded into the TAP controller during the Shift-IR state when the instruction register is placed between TDI and TDO. During this state, instructions are shifted through the instruction register through the TDI and TDO balls. To execute the instruction once it is shifted in, the TAP controller needs to be moved into the Update-IR state.

#### **EXTEST**

EXTEST is a mandatory 1149.1 instruction which is to be executed whenever the instruction register is loaded with all 0s. EXTEST is not implemented in this SRAM TAP controller, and therefore this device is not compliant to 1149.1. The TAP controller does recognize an all-0 instruction.

When an EXTEST instruction is loaded into the instruction register, the SRAM responds as if a SAMPLE/PRELOAD instruction has been loaded. There is one difference between the two instructions. Unlike the SAMPLE/PRELOAD instruction, EXTEST places the SRAM outputs in a High-Z state.

#### **IDCODE**

The IDCODE instruction causes a vendor-specific, 32-bit code to be loaded into the instruction register. It also places the instruction register between the TDI and TDO balls and allows the IDCODE to be shifted out of the device when the TAP controller enters the Shift-DR state.

The IDCODE instruction is loaded into the instruction register upon power-up or whenever the TAP controller is given a test logic reset state.

#### SAMPLE Z

The SAMPLE Z instruction causes the boundary scan register to be connected between the TDI and TDO balls when the TAP controller is in a Shift-DR state. It also places all SRAM outputs into a High-Z state.

#### SAMPLE/PRELOAD

SAMPLE / PRELOAD is a 1149.1 mandatory instruction. When the SAMPLE / PRELOAD instructions are loaded into the instruction register and the TAP controller is in the Capture-DR state, a snapshot of data on the inputs and output pins is captured in the boundary scan register.

The user must be aware that the TAP controller clock can only operate at a frequency up to 20 MHz, while the SRAM clock operates more than an order of magnitude faster. Because there is a large difference in the clock frequencies, it is possible that during the Capture-DR state, an input or output will undergo a transition. The TAP may then try to capture a signal while in transition (metastable state). This will not harm the device, but there is no guarantee as to the value that will be captured. Repeatable results may not be possible.

To guarantee that the boundary scan register will capture the correct value of a signal, the SRAM signal must be stabilized long enough to meet the TAP controller's capture set-up plus hold times ( $t_{CS}$  and  $t_{CH}$ ). The SRAM clock input might not be captured correctly if there is no way in a design to stop (or slow) the clock during a SAMPLE / PRELOAD instruction. If this is an issue, it is still possible to capture all other signals and simply ignore the value of the CK and CK# captured in the boundary scan register.

Once the data is captured, it is possible to shift out the data by putting the TAP into the Shift-DR state. This places the boundary scan register between the TDI and TDO pins.

PRELOAD allows an initial data pattern to be placed at the latched parallel outputs of the boundary scan register cells prior to the selection of another boundary scan test operation.



The shifting of data for the SAMPLE and PRELOAD phases can occur concurrently when required - that is, while data captured is shifted out, the preloaded data can be shifted in.


#### **BYPASS**

When the BYPASS instruction is loaded in the instruction register and the TAP is placed in a Shift-DR state, the bypass register is placed between the TDI and TDO balls. The advantage of the BYPASS instruction is that it shortens the boundary scan path when multiple devices are connected together on a board.

#### Reserved

These instructions are not implemented but are reserved for future use. Do not use these instructions.

### **TAP Timing**



TAP AC Switching Characteristics Over the operating Range<sup>[9, 10]</sup>

Parameter	Symbol	Min	Max	Units
Clock	,		ı	
TCK Clock Cycle Time	t <sub>TCYC</sub>	50		ns
TCK Clock Frequency	t <sub>TF</sub>		20	MHz
TCK Clock HIGH time	t <sub>TH</sub>	25		ns
TCK Clock LOW time	t <sub>TL</sub>	25		ns
Output Times			•	
TCK Clock LOW to TDO Valid	t <sub>TDOV</sub>		5	ns
TCK Clock LOW to TDO Invalid	t <sub>TDOX</sub>	0		ns
Setup Times				
TMS Set-Up to TCK Clock Rise	t <sub>TMSS</sub>	5		ns
TDI Set-Up to TCK Clock Rise	t <sub>TDIS</sub>	5		ns
Capture Set-Up to TCK Rise	t <sub>CS</sub>	5		
Hold Times	<u> </u>			•
TMS hold after TCK Clock Rise	t <sub>TMSH</sub>	5		ns
TDI Hold after Clock Rise	t <sub>TDIH</sub>	5		ns
Capture Hold after Clock Rise	t <sub>CH</sub>	5		ns


CS and <sup>t</sup>CH refer to the setup and hold time requirements of latching data from the boundary scan register.
 Test conditions are specified using the load in TAP AC test Conditions. t<sub>R</sub>/t<sub>F</sub> = 1ns



## 3.3V TAP AC Test Conditions

Input pulse levels	Vss to 3.3V
Input rise and fall times	1ns
Input timing reference levels	1.5V
Output reference levels	1.5V
Test load termination supply voltage	1.5V


## 3.3V TAP AC Output Load Equivalent



## 2.5V TAP AC Test Conditions

Input pulse levels	Vss to 2.5V
Input rise and fall time	1ns
Input timing reference levels	1.25V
Output reference levels	1.25V
Test load termination supply voltage	1.25V

## 2.5V TAP AC Output Load Equivalent



## **TAP DC Electrical Characteristics And Operating Conditions**

 $(0^{\circ}\text{C} < \text{TA} < +70^{\circ}\text{C}; \text{Vdd} = 3.3\text{V} \pm 0.165\text{V} \text{ unless otherwise noted})^{[11]}$ 

PARAMETER	DESCRIPTION	DESCRIPTION	CONDITIONS	MIN	MAX	UNITS
V <sub>OH1</sub>	Output HIGH Voltage	I <sub>OH</sub> = -4.0 mA	V <sub>DDQ</sub> = 3.3V	2.4		V
		I <sub>OH</sub> = -1.0 mA	V <sub>DDQ</sub> = 2.5V	2.0		V
V <sub>OH2</sub>	Output HIGH Voltage	I <sub>OH</sub> = -100 μA	V <sub>DDQ</sub> = 3.3V	2.9		V
			V <sub>DDQ</sub> = 2.5V	2.1		V
V <sub>OL1</sub>	Output LOW Voltage	I <sub>OL</sub> = 8.0 mA	V <sub>DDQ</sub> = 3.3V		0.4	V
		I <sub>OL</sub> = 8.0 mA	V <sub>DDQ</sub> = 2.5V		0.4	V
V <sub>OL2</sub>	Output LOW Voltage	I <sub>OL</sub> = 100 μA	V <sub>DDQ</sub> = 3.3V		0.2	V
			V <sub>DDQ</sub> = 2.5V		0.2	V
V <sub>IH</sub>	Input HIGH Voltage		V <sub>DDQ</sub> = 3.3V	2.0	V <sub>DD</sub> + 0.3	V
			V <sub>DDQ</sub> = 2.5V	1.7	V <sub>DD</sub> + 0.3	V
V <sub>IL</sub>	Input LOW Voltage		V <sub>DDQ</sub> = 3.3V	-0.3	0.8	V
			V <sub>DDQ</sub> = 2.5V	-0.3	0.7	V
I <sub>X</sub>	Input Load Current	$GND \leq V_{IN} \leq V_{DDQ}$		-5	5	μA

#### Note:

11. All voltages referenced to Vss (GND).



## **Identification Register Definitions**

INSTRUCTION FIELD	CY7C1381D (512KX36)	CY7C1383D (1MX18)	DESCRIPTION
Revision Number (31:29)	000	000	Describes the version number.
Device Depth (28:24) <sup>[12]</sup>	01011	01011	Reserved for Internal Use
Device Width (23:18)	000001	000001	Defines memory type and architecture
Cypress Device ID (17:12)	100101	010101	Defines width and density
Cypress JEDEC ID Code (11:1)	00000110100	00000110100	Allows unique identification of SRAM vendor.
ID Register Presence Indicator (0)	1	1	Indicates the presence of an ID register.

## **Scan Register Sizes**

REGISTER NAME	BIT SIZE(X36)	BIT SIZE(X18)
Instruction	3	3
Bypass	1	1
ID	32	32
Boundary Scan Order (119-ball BGA package)	85	85
Boundary Scan Order (165-ball fBGA package)	89	89

## **Identification Codes**

INSTRUCTION	CODE	DESCRIPTION
EXTEST	000	Captures I/O ring contents. Places the boundary scan register between TDI and TDO. Forces all SRAM outputs to High-Z state.
IDCODE	001	Loads the ID register with the vendor ID code and places the register between TDI and TDO. This operation does not affect SRAM operations.
SAMPLE Z	010	Captures I/O ring contents. Places the boundary scan register between TDI and TDO. Forces all SRAM output drivers to a High-Z state.
RESERVED	011	Do Not Use: This instruction is reserved for future use.
SAMPLE/PRELOAD	100	Captures I/O ring contents. Places the boundary scan register between TDI and TDO. Does not affect SRAM operation.
RESERVED	101	Do Not Use: This instruction is reserved for future use.
RESERVED	110	Do Not Use: This instruction is reserved for future use.
BYPASS	111	Places the bypass register between TDI and TDO. This operation does not affect SRAM operations.

**Note:** 12. Bit #24 is "1" in the Register Definitions for both 2.5v and 3.3v versions of this device.



## 119-Ball BGA Boundary Scan Order

	CY7C1381D (256K x 36)				CY7C1383D (512K x 18)			
BIT#	BALL ID	BIT#	BALL ID	В	SIT#	BALL ID	BIT#	BALL ID
1	H4	44	E4		1	H4	44	E4
2	T4	45	G4		2	T4	45	G4
3	T5	46	A4		3	T5	46	A4
4	T6	47	G3		4	T6	47	G3
5	R5	48	C3		5	R5	48	C3
6	L5	49	B2		6	L5	49	B2
7	R6	50	В3		7	R6	50	В3
8	U6	51	A3		8	U6	51	A3
9	R7	52	C2		9	R7	52	C2
10	T7	53	A2		10	T7	53	A2
11	P6	54	B1		11	P6	54	B1
12	N7	55	C1		12	N7	55	C1
13	M6	56	D2		13	M6	56	D2
14	L7	57	E1		14	L7	57	E1
15	K6	58	F2		15	K6	58	F2
16	P7	59	G1		16	P7	59	G1
17	N6	60	H2		17	N6	60	H2
18	L6	61	D1		18	L6	61	D1
19	K7	62	E2		19	K7	62	E2
20	J5	63	G2		20	J5	63	G2
21	H6	64	H1		21	H6	64	H1
22	G7	65	J3		22	G7	65	J3
23	F6	66	K2		23	F6	66	K2
24	E7	67	L1		24	E7	67	L1
25	D7	68	M2		25	D7	68	M2
26	H7	69	N1		26	H7	69	N1
27	G6	70	P1		27	G6	70	P1
28	E6	71	K1		28	E6	71	K1
29	D6	72	L2		29	D6	72	L2
30	C7	73	N2	;	30	C7	73	N2
31	B7	74	P2	;	31	B7	74	P2
32	C6	75	R3	;	32	C6	75	R3
33	A6	76	T1	,	33	A6	76	T1
34	C5	77	R1	;	34	C5	77	R1
35	B5	78	T2	,	35	B5	78	T2
36	G5	79	L3	;	36	G5	79	L3
37	B6	80	R2	;	37	В6	80	R2
38	D4	81	T3	;	38	D4	81	T3
39	B4	82	L4		39	B4	82	L4



## 119-Ball BGA Boundary Scan Order (continued)

CY7C1381D (256K x 36)						CY7C1383E	) (512K x 18)	
BIT#	BALL ID	BIT#	BALL ID		BIT#	BALL ID	BIT#	BALL ID
40	F4	83	N4		40	F4	83	N4
41	M4	84	P4		41	M4	84	P4
42	A5	85	Internal		42	A5	85	Internal
43	K4				43	K4		

Notes:

Balls which are NC (No Connect) are Pre-Set LOW

Bit# 85 is Pre-Set HIGH



## 165-Ball BGA Boundary Scan Order

CY7C1381D (256K x 36)						
BIT#	BALL ID	BIT#	BALL ID			
1	N6	37	A9			
2	N7	38	В9			
3	10N	39	C10			
4	P11	40	A8			
5	P8	41	B8			
6	R8	42	A7			
7	R9	43	В7			
8	P9	44	В6			
9	P10	45	A6			
10	R10	46	B5			
11	R11	47	A5			
12	H11	48	A4			
13	N11	49	B4			
14	M11	50	В3			
15	L11	51	A3			
16	K11	52	A2			
17	J11	53	B2			
18	M10	54	C2			
19	L10	55	B1			
20	K10	56	A1			
21	J10	57	C1			
22	H9	58	D1			
23	H10	59	E1			
24	G11	60	F1			
25	F11	61	G1			
26	E11	62	D2			
27	D11	63	E2			
28	G10	64	F2			
29	F10	65	G2			
30	E10	66	H1			
31	D10	67	H3			
32	C11	68	J1			
33	A11	69	K1			
34	B11	70	L1			
35	A10	71	M1			
36	B10	72	J2			

CY7C1381D (256Kx36)				
BIT#	BALL ID			
73	K2			
74	L2			
75	M2			
76	N1			
77	N2			
78	P1			
79	R1			
80	R2			
81	P3			
82	R3			
83	P2			
84	R4			
85	P4			
86	N5			
87	P6			
88	R6			
89	Internal			

#### Notes:

Balls which are (NC) No Connect **are Pre-Set LOW** Bit# 89 is Pre-Set HIGH



## 165-Ball BGA Boundary Scan Order

CY7	CY7C1383D (512K x 18)						
BIT #	BALL ID	BIT #	BALL ID				
1	N6	37	A9				
2	N7	38	B9				
3	10N	39	C10				
4	P11	40	A8				
5	P8	41	B8				
6	R8	42	A7				
7	R9	43	B7				
8	P9	44	В6				
9	P10	45	A6				
10	R10	46	B5				
11	R11	47	A5				
12	H11	48	A4				
13	N11	49	B4				
14	M11	50	В3				
15	L11	51	A3				
16	K11	52	A2				
17	J11	53	B2				
18	M10	54	C2				
19	L10	55	B1				
20	K10	56	A1				
21	J10	57	C1				
22	H9	58	D1				
23	H10	59	E1				
24	G11	60	F1				
25	F11	61	G1				
26	E11	62	D2				
27	D11	63	E2				
28	G10	64	F2				
29	F10	65	G2				
30	E10	66	H1				
31	D10	67	H3				
32	C11	68	J1				
33	A11	69	K1				
34	B11	70	L1				
35	A10	71	M1				
36	B10	72	J2				

CY7C1383E	CY7C1383D (512Kx18)				
BIT#	BALL ID				
73	K2				
74	L2				
75	M2				
76	N1				
77	N2				
78	P1				
79	R1				
80	R2				
81	P3				
82	R3				
83	P2				
84	R4				
85	P4				
86	N5				
87	P6				
88	R6				
89	Internal				

Notes:

Balls which are (NC) No Connect **are Pre-Set LOW** Bit# 89 is Pre-Set HIGH

## **PRELIMINARY**



## **Maximum Ratings**

(Above which the useful life may be impaired. For user guidelines, not tested.) Storage Temperature .....-65°C to +150°C Ambient Temperature with Power Applied ......55°C to +125°C Supply Voltage on  $V_{DD}$  Relative to GND......  $-0.3 \mbox{V}$  to +4.6  $\mbox{V}$ DC Voltage Applied to Outputs in Tri-State ...... -0.5V to  $V_{DDQ}$  + 0.5V

DC Input Voltage.....-0.5V to V<sub>DD</sub> + 0.5V

Current into Outputs (LOW)	20 mA
Static Discharge Voltage(per MIL-STD-883, Method 3015)	>2001V
Latch-up Current	>200 mA

## **Operating Range**

Range	Ambient Temperature	V <sub>DD</sub>	V <sub>DDQ</sub>
Commercial	0°C to +70°C	3.3V - 5%/+10%	
Industrial	-40°C to +85°C		to V <sub>DD</sub>

## Electrical Characteristics Over the Operating Range<sup>[13, 14]</sup>

Parameter	Description	Test Conditi	Min.	Max.	Unit	
$V_{DD}$	Power Supply Voltage			3.135	3.6	V
$V_{DDQ}$	I/O Supply Voltage	V <sub>DDQ</sub> = 3.3V		3.135	$V_{DD}$	V
		V <sub>DDQ</sub> = 2.5V		2.375	2.625	V
V <sub>OH</sub>	Output HIGH Voltage	$V_{\rm DDQ} = 3.3 \text{V}, V_{\rm DD} = \text{Min.}, I_{\rm OH} = -4$	1.0 mA	2.4		V
		$V_{\rm DDQ}$ = 2.5V, $V_{\rm DD}$ = Min., $I_{\rm OH}$ = -2	1.0 mA	2.0		V
$V_{OL}$	Output LOW Voltage	$V_{\rm DDQ}$ = 3.3V, $V_{\rm DD}$ = Min., $I_{\rm OL}$ = 8.0	0 mA		0.4	V
		$V_{\rm DDQ}$ = 2.5V, $V_{\rm DD}$ = Min., $I_{\rm OL}$ = 1.0	0 mA		0.4	V
V <sub>IH</sub>	Input HIGH Voltage <sup>[13]</sup>	V <sub>DDQ</sub> = 3.3V		2.0	V <sub>DD</sub> + 0.3V	V
		$V_{\rm DDQ} = 2.5V$		1.7	$V_{DD} + 0.3V$	V
$V_{\mathbb{L}}$	Input LOW Voltage <sup>[13]</sup>	$V_{DDQ} = 3.3V$		-0.3	0.8	V
		$V_{\rm DDQ} = 2.5V$		-0.3	0.7	V
I <sub>X</sub>	Input Load	$GND \le V_I \le V_{DDQ}$	-5	5	μА	
	Input Current of MODE	Input = V <sub>SS</sub>	<b>-</b> 5		μА	
		Input = V <sub>DD</sub>		30	μА	
Input Current of ZZ		Input = V <sub>SS</sub>	-30		μА	
		Input = V <sub>DD</sub>			5	μА
l <sub>OZ</sub>	Output Leakage Current	$GND \le V_I \le V_{DD_i}$ Output Disabled	<b>-</b> 5	5	μА	
I <sub>DD</sub>	V <sub>DD</sub> Operating Supply	V <sub>DD</sub> = Max., I <sub>OUT</sub> = 0 mA,	7.5-ns cycle, 133 MHz		210	mA
	Current	$f = f_{MAX} = 1/t_{CYC}$	8.8-ns cycle, 117 MHz		190	mA
			10-ns cycle, 100 MHz		175	mA
I <sub>SB1</sub>	Automatic CE	Max. V <sub>DD</sub> , Device Deselected,	7.5-ns cycle, 133 MHz		140	mA
051	Power-down	$V_{IN} \ge V_{IH}$ or $V_{IN} \le V_{IL}$ , $f = f_{MAX}$	8.8-ns cycle, 117 MHz		130	mA
	Current—TTL Inputs	inputs switching	10-ns cycle, 100 MHz		120	
I <sub>SB2</sub>	Automatic CE Power-down Current—CMOS Inputs	$\label{eq:max_policy} \begin{array}{ll} \text{Max. V}_{DD}, \text{ Device Deselected,} \\ \text{V}_{IN} \geq \text{V}_{DD} - 0.3 \text{V or V}_{IN} \leq 0.3 \text{V,} \\ \text{f = 0, inputs static} \end{array} \hspace{0.5cm} \begin{array}{ll} \text{All speeds} \\ \end{array}$			70	mA
I <sub>SB3</sub>	Automatic CE	Max. V <sub>DD</sub> , Device Deselected,	7.5-ns cycle, 133 MHz		130	mA
	Power-down	$V_{IN} \ge V_{DDQ} - 0.3V$ or $V_{IN} \le 0.3V$ ,	8.8-ns cycle, 117 MHz		120	mA
Curr	Current—CMOS Inputs	f = f <sub>MAX</sub> , inputs switching	10-ns cycle, 100 MHz		110	mA
I <sub>SB4</sub>	Automatic CE Power-down Current—TTL Inputs	Max. $V_{DD}$ , Device Deselected, $V_{IN} \ge V_{DD} - 0.3V$ or $V_{IN} \le 0.3V$ , $f = 0$ , inputs static	All Speeds		80	mA

#### Notes:

<sup>13.</sup> Overshoot:  $V_{IH}(AC) < V_{DD}$  +1.5V (Pulse width less than  $t_{CYC}/2$ ), undershoot:  $V_{IL}(AC) > -2V$  (Pulse width less than  $t_{CYC}/2$ ). 14.  $T_{Power-up}$ : Assumes a linear ramp from 0v to  $V_{DD}(min.)$  within 200ms. During this time  $V_{IH} \le V_{DD}$  and  $V_{DDQ} \le V_{DD}$ 



## Thermal Resistance<sup>[15]</sup>


Parameter	Description	Test Conditions	TQFP Package	BGA Package	fBGA Package	Unit
$\Theta_{JA}$		Test conditions follow standard test methods and procedures	31	45	46	°C/W
$\Theta_{JC}$	I I normal Registance	for measuring thermal impedence, per EIA / JESD51.	6	7	3	°C/W

## Capacitance<sup>[15]</sup>


Parameter	Description	Test Conditions	TQFP Package	BGA Package	fBGA Package	Unit
C <sub>IN</sub>	Input Capacitance	$T_A = 25^{\circ}C, f = 1 \text{ MHz},$	5	8	9	pF
C <sub>CLK</sub>	Clock Input Capacitance	V <sub>DD</sub> = 3.3V. V <sub>DDQ</sub> = 2.5V	5	8	9	pF
C <sub>I/O</sub>	Input/Output Capacitance		5	8	9	pF

## **AC Test Loads and Waveforms**

#### 3.3V I/O Test Load



#### 2.5V I/O Test Load



#### Notes:

15. Tested initially and after any design or process change that may affect these parameters





## Switching Characteristics Over the Operating Range<sup>[20, 21]</sup>

		133 MHz		117 MHz		100 MHz		
Parameter	Description	Min.	Max.	Min.	Max.	Min.	Max.	Unit
t <sub>POWER</sub> V <sub>DD</sub> (Typical) to the first Access <sup>[16]</sup>		1		1		1		ms
Clock		1	1	1	II.	1	•	II.
t <sub>CYC</sub>	Clock Cycle Time			8.5		10		ns
t <sub>CH</sub>	Clock HIGH	2.1		2.3		2.5		ns
t <sub>CL</sub>	Clock LOW	2.1		2.3		2.5		ns
Output Times					1		•	•
t <sub>CDV</sub> Data Output Valid After CLK Rise			6.5		7.5		8.5	ns
t <sub>DOH</sub>	Data Output Hold After CLK Rise	2.0		2.0		2.0		ns
t <sub>CLZ</sub>	Clock to Low-Z <sup>[17, 18, 19]</sup>	2.0		2.0		2.0		ns
t <sub>CHZ</sub>	Clock to High-Z <sup>[17, 18, 19]</sup>	0	4.0	0	4.0	0	5.0	ns
t <sub>OEV</sub>	OE LOW to Output Valid		3.2		3.4		3.8	ns
t <sub>OELZ</sub>	OE LOW to Output Low-Z <sup>[17, 18, 19]</sup>	0		0		0		ns
t <sub>OEHZ</sub>	OE HIGH to Output High-Z <sup>[17, 18, 19]</sup>		4.0		4.0		5.0	ns
Setup Times	•						•	
t <sub>AS</sub>	Address Set-up Before CLK Rise	1.5		1.5		1.5		ns
t <sub>ADS</sub>	ADSP, ADSC Set-up Before CLK Rise	1.5		1.5		1.5		ns
t <sub>ADVS</sub>	ADV Set-up Before CLK Rise	1.5		1.5		1.5		ns
t <sub>WES</sub>	GW, BWE, BW <sub>[A:D]</sub> Set-up Before CLK Rise	1.5		1.5		1.5		ns
t <sub>DS</sub>	Data Input Set-up Before CLK Rise	1.5		1.5		1.5		ns
t <sub>CES</sub>	Chip Enable Set-up	1.5		1.5		1.5		ns
Hold Times	•						•	
t <sub>AH</sub>	Address Hold After CLK Rise	0.5		0.5		0.5		ns
t <sub>ADH</sub>	ADSP, ADSC Hold After CLK Rise	0.5		0.5		0.5		ns
t <sub>WEH</sub>	GW,BWE, BW <sub>[A:D]</sub> Hold After CLK Rise	0.5		0.5		0.5		ns
t <sub>ADVH</sub>	ADV Hold After CLK Rise	0.5		0.5		0.5		ns
t <sub>DH</sub>	Data Input Hold After CLK Rise	0.5		0.5		0.5		ns
t <sub>CEH</sub>	Chip Enable Hold After CLK Rise	0.5		0.5		0.5		ns

#### Notes:

<sup>16.</sup> This part has a voltage regulator internally; t<sub>POWER</sub> is the time that the power needs to be supplied above V<sub>DD</sub>( minimum) initially, before a read or write operation can be initiated.

can be initiated.

17. t<sub>CHZ</sub>, t<sub>CLZ</sub>, t<sub>DeLZ</sub>, and t<sub>DeHZ</sub> are specified with AC test conditions shown in part (b) of AC Test Loads. Transition is measured ± 200 mV from steady-state voltage.

18. At any given voltage and temperature, t<sub>DeHZ</sub> is less than t<sub>DeLZ</sub> and t<sub>CHZ</sub> is less than t<sub>CLZ</sub> to eliminate bus contention between SRAMs when sharing the same data bus. These specifications do not imply a bus contention condition, but reflect parameters guaranteed over worst case user conditions. Device is designed to achieve High-Z prior to Low-Z under the same system conditions


19. This parameter is sampled and not 100% tested.


20. Timing reference level is 1.5V when V<sub>DDQ</sub> = 3.3V and is 1.25V when V<sub>DDQ</sub> = 2.5V.

21. Test conditions shown in (a) of AC Test Loads unless otherwise noted.




## Timing Diagrams








# $\begin{array}{l} \textbf{Timing Diagrams}(\text{continued}) \\ \textbf{Write Cycle Timing}^{[22,\ 23]} \end{array}$





## Timing Diagrams (continued)



#### Note:

22. On this diagram, when  $\overline{CE}$  is LOW:  $\overline{CE}_1$  is LOW,  $\overline{CE}_2$  is HIGH and  $\overline{CE}_3$  is LOW. When  $\overline{CE}$  is HIGH:  $\overline{CE}_1$  is HIGH or  $\overline{CE}_2$  is LOW or  $\overline{CE}_3$  is HIGH. 23. Full width write can be initiated by either  $\overline{GW}$  LOW; or by  $\overline{GW}$  HIGH,  $\overline{BWE}$  LOW and  $\overline{BW}_X$  LOW.

24. The data bus (Q) remains in high-Z following a WRITE cycle, unless a new read access is initiated by ADSP or ADSC


26. Device must be deselected when entering ZZ mode. See Cycle Descriptions table for all possible signal conditions to deselect the device.

27. DQs are in high-Z when exiting ZZ sleep mode.



## Timing Diagrams (continued)

**ZZ** Mode Timing [26, 27]



## **Ordering Information**

Speed (MHz)	Ordering Code	Package Name	Part and Package Type	Operating Range
133	CY7C1381D-133AC CY7C1383D-133AC	A101	100-lead Thin Quad Flat Pack (14 x 20 x 1.4mm) 3 Chip Enables	Commercial
	CY7C1381D-133BGC CY7C1383D-133BGC	BG119 119-ball (14 x 22 x 2.4 mm) BGA 3 Chip Enables and JTAG		
	CY7C1381D-133BZC CY7C1383D-133BZC	BB165D	165-ball Fine-Pitch Ball Grid Array (13 x 15 x 1.4mm) 3 Chip Enables and JTAG	
117	CY7C1381D-117AC	A101 100-lead Thin Quad Flat Pack (14 x 20 x 1.4mm)		Commercial
	CY7C1383D-117AC		3 Chip Enables	
	CY7C1381D-117BGC	BG119	119-ball (14 x 22 x 2.4 mm) BGA 3 Chip Enables and	
	CY7C1383D-117BGC		JTAG	
	CY7C1381D-117BZC CY7C1383D-117BZC	BB165D	165-ball Fine-Pitch Ball Grid Array (13 x 15 x 1.4mm) 3 Chip Enables and JTAG	
	CY7C1381D-117AI CY7C1383D-117AI	A101	100-lead Thin Quad Flat Pack (14 x 20 x 1.4mm) 3 Chip Enables	Industrial
	CY7C1381D-117BGI CY7C1383D-117BGI	BG119	119-ball (14 x 22 x 2.4 mm) BGA 3 Chip Enables and JTAG	
	CY7C1381D-117BZI CY7C1383D-117BZI	BB165D	165-ball Fine-Pitch Ball Grid Array (13 x 15 x 1.4mm) 3 Chip Enables and JTAG	



## **Ordering Information**


Speed (MHz)	Ordering Code	Package Name	Part and Package Type	Operating Range
100	CY7C1381D-100AC CY7C1383D-100AC	A101	100-lead Thin Quad Flat Pack (14 x 20 x 1.4mm) 3 Chip Enables	Commercial
	CY7C1381D-100BGC	BG119	119-ball (14 x 22 x 2.4 mm) BGA 3 Chip Enables and	
	CY7C1383D-100BGC		JTAG	
	CY7C1381D-100BZC	BB165D	165-ball Fine-Pitch Ball Grid Array (13 x 15 x 1.4mm)	
	CY7C1383D-100BZC		3 Chip Enables and JTAG	
	CY7C1381D-100AI	A101	100-lead Thin Quad Flat Pack (14 x 20 x 1.4mm)	Industrial
	CY7C1383D-100AI		3 Chip Enables	
	CY7C1381D-100BGI	BG119	119-ball (14 x 22 x 2.4 mm) BGA 3 Chip Enables and	
	CY7C1383D-100BGI		JTAG	
	CY7C1381D-100BZI	BB165D	165-ball Fine-Pitch Ball Grid Array (13 x 15 x 1.4mm)	
	CY7C1383D-100BZI		3 Chip Enables and JTAG	

Shaded areas contain advance information.

Please contact your local sales representative for availability of these parts.

## **Package Diagrams**


#### 100-Pin Thin Plastic Quad Flatpack (14 x 20 x 1.4 mm) A101






## Package Diagrams (continued)

## 119-Lead PBGA (14 x 22 x 2.4 mm) BG119






51-85115-\*B




Package Diagrams (continued)

#### 165 FBGA 13 x 15 x 1.40 MM BB165D



i486 is a trademark, and Intel and Pentium are registered trademarks of Intel Corporation. PowerPC is a trademark of IBM Corporation. All product and company names mentioned in this document are the trademarks of their respective holders.





## **Document History Page**

Document Title: CY7C1381D/CY7C1383D 18-Mbit (512K x 36/1M x 18) Flow-Through SRAM (Preliminary) Document Number: 38-05544						
REV.	ECN NO.	Issue Date	Orig. of Change	Description of Change		
**	254518	See ECN	RKF	New Data Sheet		