#### **Product Features**

- 800 1000 MHz
- +28 dBm P1dB
- +43 dBm Output IP3
- 17.5 dB Gain @ 900 MHz
- +5V Single Positive Supply
- MTTF > 100 Years
- Lead-free/green/RoHS-compliant SOIC-8 SMT Pkg.

#### **Applications**


- Final stage amplifiers for Repeaters
- Mobile Infrastructure

#### **Product Description**

The AH116 / ECP052G is a high dynamic range driver amplifier in a low-cost surface mount package. The InGaP/GaAs HBT is able to achieve high performance for various narrow-band tuned application circuits with up to +43 dBm OIP3 and +28 dBm of compressed 1-dB power and is housed in a lead-free/green/RoHS-compliant SOIC-8 package. All devices are 100% RF and DC tested.

The product is targeted for use as driver amplifiers for wireless infrastructure where high linearity and medium power is required. The internal active bias allows the AH116 / ECP052G to maintain high linearity over temperature and operate directly off a +5 V supply. This combination makes the device an excellent fit for transceiver line cards and power amplifiers in current and next generation multi-carrier 3G base stations.

#### **Functional Diagram**



Function	Pin No.
Vref	1
Input	3
Output	6, 7
Vbias	8
GND	Backside Paddle
N/C or GND	2, 4, 5

#### Specifications (1)

Parameters	Units	Min	Тур	Max
Frequency Range	MHz		900	
Gain	dB	15	17.5	
Input R.L.	dB		18	
Output R.L.	dB		7	
Output P1dB	dBm	+27	+28.7	
Output IP3 (2)	dBm	+42	+43	
IS-95A Channel Power @ -45 dBc ACPR	dBm		+23	
Noise Figure	dB		7	
Operating Current Range (3)	mA	200	250	300
Device Voltage	V		+5	

- 1. Test conditions unless otherwise noted: 25 °C, +5V Vsupply, 900 MHz, in tuned application circuit.
- 3OIP measured with two tones at an output power of +13 dBm/tone separated by 1 MHz. The suppression on the largest IM3 product is used to calculate the 3OIP using a 2:1 rule.
- This corresponds to the quiescent current or operating current under small-signal conditions. It is expected that the current can increase up to 300mA at P1dB.

#### **Typical Performance** (1)

Parameters	_ Units _	Typical _
Frequency	MHz	900
Gain	dB	17.5
S11	dB	-18
S22	dB	-7
Output P1dB	dBm	+28.7
Output IP3 (2)	dBm	+43
IS-95A Channel Power @ -45 dBc ACPR	dBm	+23
Noise Figure	dB	7
Supply Bias		+5 V @ 250 mA

#### **Absolute Maximum Rating**

Parameter	Rating
Operating Case Temperature	-40 to +85 °C
Storage Temperature	-65 to +150 °C
RF Input Power (continuous)	+22 dBm
Device Voltage	+8 V
Device Current	400 mA
Device Power	2 W
Junction Temperature	+250 °C

Operation of this device above any of these parameters may cause permanent damage.


#### **Ordering Information**

Part No.	 Description
AH116-S8*	1/2 Watt, High Linearity InGaP HBT Amplifier (lead-tin SOIC-8 Pkg)
ECP052G*	1/2 Watt, High Linearity InGaP HBT Amplifier (lead-tin SOIC-8 Pkg)
AH116-S8G	1/2 Watt, High Linearity InGaP HBT Amplifier (lead-free/green/RoHS-compliant SOIC-8 Pkg)
AH116-S8PCB900	900 MHz Evaluation Board

<sup>\*</sup> This package is being phased out in favor of the green package type which is backward compatible for existing designs.

#### **Typical Device Data**

S-Parameters ( $V_{cc} = +5 \text{ V}$ ,  $I_{cc} = 250 \text{ mA}$ ,  $T = 25 \,^{\circ}\text{C}$ , calibrated to device leads)



#### Notes:


The gain for the unmatched device in 50 ohm system is shown as the trace in black color. For a tuned circuit for a particular frequency, it is expected that actual gain will be higher, up to the maximum stable gain. The maximum stable gain is shown in the dashed red line. The return loss plots are shown from 50 - 5050 MHz, with markers placed at 0.5 - 5.05 GHz in 0.5 GHz increments.

S-Parameters ( $V_{cc}$  = +5 V,  $I_{cc}$  = 250 mA, T = 25°C, unmatched 50 ohm system, calibrated to device leads)

Freq (MHz)	S11 (dB)	S21 (dB)	S21 (ang)	S12 (dB)	S12 (ang)	S22 (dB)	S22 (ang)
50	-2.72	24.16	133.35	-36.72	29.75	-2.23	-102.97
100	-2.25	20.33	124.95	-35.31	13.96	-3.08	-137.03
200	-2.31	17.23	119.37	-34.90	2.32	-3.32	-159.63
400	-3.08	15.63	98.28	-33.62	-16.36	-3.48	-172.70
600	-5.79	15.58	69.70	-32.10	-37.73	-2.87	-176.25
800	-19.72	15.22	25.60	-31.19	-78.95	-2.27	-179.74
1000	-6.06	11.91	-22.67	-33.26	-129.67	-1.40	173.15

Device S-parameters are available for download off of the website at: http://www.wj.com

#### **Application Circuit PC Board Layout**





Circuit Board Material: .014" Getek, 4 - layer, 1 oz copper, Microstrip line details: width = .026", spacing = .026" The silk screen markers 'A', 'B', 'C', etc. and '1', '2', '3', etc. are used as placemarkers for the input and output tuning Shunt capacitors – C8 and C9. The markers and vias are spaced in .050" increments.

## 900 MHz Application Circuit (AH116-S8PCB900)

**Typical RF Performance at 25°C** 

Frequency	900 MHz
S21 – Gain	17.5 dB
S11 – Input Return Loss	-18 dB
S22 – Output Return Loss	-7 dB
Output P1dB	+28.7 dBm
Output IP3 (+17 dBm / tone, 1 MHz spacing)	+43 dBm
Channel Power (@-45 dBc ACPR, IS-95 9 channels fwd)	+23 dBm
Noise Figure	7 dB
Device / Supply Voltage	+5 V
Quiescent Current	250 mA






#### AH116-S8 (SOIC-8 Package) Mechanical Information

This package may contain lead-bearing materials. The plating material on the leads is SnPb

#### **Outline Drawing**



ф 2500 C A 00 B 0

- UDE INTER-LEAD FLASH OR PROTRUSION OF EXCEED .25mm(.010in) PER SIDE.

The componer "AH116-S8" p surface of lot code on

Application loca

#### nation



88

Passes ≥ 500V to <1000V Human Body Model (HBM) JEDEC Standard JESD22-A114

MSL Rating: Level 3 at +235° C convection reflow JEDEC Standard J-STD-020




#### **Mounting Config. Notes**

- Ground / thermal vias are critical for the proper performance of this device. Vias should use a .35mm (#80 / .0135") diameter drill and
- have a final plated thru diameter of .25 mm (.010").

  2. Add as much copper as possible to inner and outer layers near the part to ensure optimal thermal performance.
- Mounting screws can be added near the part to fasten the board to a heatsink. Ensure that the ground / thermal via region contacts the
- 4. Do not put solder mask on the backside of the PC board in the region where the board contacts the heatsink
- 5. RF trace width depends upon the PC board material and construction.
- Use 1 oz. Copper minimum.
- All dimensions are in millimeters (inches). Angles are in degrees.

**Land Path** 




#### Thermal



ed maximum 85 °C case the junction-to-case at a case


iasing condition of +5V, 250 mA at an This corresponds to the tr 85°C case temperature. um MTTF of 1 million hours is achieved for junction temp




#### AH116-S8G (Lead-Free Package) Mechanical Information

This package is lead-free/green/RoHS-compliant. The plating material on the leads is NiPdAu. It is compatible with both lead-free (maximum 260°C reflow temperature) and lead (maximum 245°C reflow temperature) soldering processes.

#### **Outline Drawing**



#### **Mounting Configuration / Land Pattern**



#### **Thermal Specifications**

Parameter	Rating
Operating Case Temperature (1)	-40 to +85 °C
Thermal Resistance (2), Rth	62 °C / W
Junction Temperature (3), Tjc	162 °C
Notes:	

- The amplifier can be operated at 105 °C case temperature for up to 1000 hours over its lifetime without degradation in performance and will not degrade device operation at the recommended maximum 85 °C case temperature for the rest of its lifetime.
- 2. The thermal resistance is referenced from the junction-to-case at a case temperature of 85 °C. Tjc is a function of the voltage at pins 6 and 7 and the current applied to pins 6, 7, and 8 and can be calculated by:

  Tic = Tease + Rth \* Vcc \* Icc
- This corresponds to the typical biasing condition of +5V, 250 mA at an 85°C case temperature. A minimum MTTF of 1 million hours is achieved for junction temperatures below 247 °C.

# MTTF vs. GND Tab Temperature 100000 (\*\*Europe 10000 100

#### **Product Marking**

The component will be marked with an "AH116G" designator with an alphanumeric lot code on the top surface of the package.

Tape and reel specifications for this part are located on the website in the "Application Notes" section.

#### **ESD / MSL Information**



Caution! ESD sensitive device.

ESD Rating: Class 1B

Value: Passes ≥ 500V to <1000V Test: Human Body Model (HBM) Standard: JEDEC Standard JESD22-A114

MSL Rating: Level 2 at +260° C convection reflow Standard: JEDEC Standard J-STD-020

#### **Mounting Config. Notes**

- Ground / thermal vias are critical for the proper performance of this device. Vias should use a .35mm (#80 / .0135") diameter drill and have a final plated thru diameter of .25 mm (.010").
- Add as much copper as possible to inner and outer layers near the part to ensure optimal thermal performance.
- Mounting screws can be added near the part to fasten the board to a heatsink. Ensure that the ground / thermal via region contacts the heatsink.
- 4. Do not put solder mask on the backside of the PC board in the
- region where the board contacts the heatsink.


  5. RF trace width depends upon the PC board material and construction.
- 6. Use 1 oz. Copper minimum.
- 7. All dimensions are in millimeters (inches). Angles are in degrees.

#### ECP052G (SOIC-8 Package) Mechanical Information

This package may contain lead-bearing materials. The plating material on the leads is SnPb

#### **Outline Drawing**

h x 45°



**⊕** .25**⊕** C A **⊕** B **⑤** 

NOTES:

1. EXCEPT WHERE NOTED, THIS PART OUTLINE CONFORMS
TO LEDEC STANDARD WS-012, ISSUE C FOR SMALL
OUTLINE (SO) PERPHERAL TERMINALS 3.75mm
BOOM WHOTH (FILE SMALL)

- DIVENSIONING & TOLERANCING CONFORM TO ASIVE Y14.4M-1994.
- 3. ALL DIVENSIONS ARE IN MILLIMETERS. ANGLES ARE
- DOES NOT INCLUDE MOLD FLASH, PROTRUSIONS OR GATE BURRS, WHICH SHALL NOT EXCEED .15mm(.006in) PER SIDE.
- 5) DEVIATION FROM JEDEC WS-012 STANDARD.
- 6 LENGTH OF TERMINAL FOR SOLDERING TO A SUBSTRATE.
- DOES NOT INCLUDE INTER-LEAD FLASH OR PROTRUSIONS WHICH SHALL NOT EXCEED .25mm(.010in) PER SIDE.

### Procest Marking

The component will be purked an "ECP0526 is mator with an alphaper peric lot code on the purface of the package."

Tage and reel specifications for this part are ocated on the kersite in (%) "Application of the control of the part are ocated on the kersite in (%) "Application of the part are ocated on the part are ocate

#### **ESOMS** MSIGn formation




Passes between 500 and 1000V Human Body Model (HBM) JEDEC Standard JESD22-A114

Rating: Level 3 at +235° C convection reflow ard: JEDEC Standard J-STD-020

ESD sensitive device.

# EXPOSED GROUND/THERNAL PADDLE

#### Land Patter



#### **Mounting Config. Notes**

- Ground / thermal vias are critical for the proper performance of this device. Vias should use a .35mm (#80 / .0135") diameter drill and have a final plated thru diameter of .25 mm (.010").
   Add as much copper as possible to inner and outer layers near the
- Add as much copper as possible to inner and outer layers near the part to ensure optimal thermal performance.
   Mounting screws can be added near the part to fasten the board to a
- Mounting screws can be added near the part to fasten the board to a heatsink. Ensure that the ground / thermal via region contacts the heatsink.
- Do not put solder mask on the backside of the PC board in the region where the board contacts the heatsink.
   RF trace width depends upon the PC board material and
- RF trace width depends upon the PC board material and construction.
- 6. Use 1 oz. Copper minimum.
- All dimensions are in millimeters (inches). Angles are in degrees.

#### Thermal Specification

## Parameter Operating Castle Sperature Thermal Resistant (2), Run (0) Junction Temperature Cating Castle Sperature Cating Castle Sperature Cating Ca

an be operated by 5°C case four-rature for up to 1000 not be recommended by the properties of the properties of the properties of the recommended maximum 85°C case operating for the rest of cliffetime.

The hermal resistorte is reverenced to the junction-to-case at a case temperature of 55 jc is a function. The voltage at pins 6 and 7 and the current applied pins 6, 7, and 8 and can be calculated by:

This constraint to the typical and good of the typical and so the typical and so the typical and so the typical and so the typical and the typical and typical an

