

128K x 36 SYNCHRONOUS STATIC RAM ZERO TURNAROUND BUS AND PIPELINE

ADVANCE INFORMATION FEBRUARY 1998

FEATURES

- 100 percent bus utilization
- No wait cycles between Read and Write
- Internal self-timed write cycle
- Individual Byte Write Control
- Single R/W (Read/Write) control pin
- Clock controlled, registered address, data and control
- Interleaved or linear burst sequence control using MODE input
- Three chip enables for simple depth expansion and address pipelining
- · Common data inputs and data outputs
- CEN pin to enable clock and suspend operation
- JEDEC 100-pin TQFP package
- Single +3.3V power supply (± 5%)

DESCRIPTION

The IS61ZB12836 is a high-speed, low-power synchronous static RAM designed to provide a burstable, high-performance, zero turnaround bus, secondary cache for the Pentium™, 680X0, and Power PC microprocessors. It is organized as 131,072 words by 36 bits, fabricated with ISSI's advanced CMOS technology.

Incorporating a zero turnaround bus, wait cycles are eliminated when the bus switches from read to write, or write to read. This device integrates a 2-bit burst counter, high-speed SRAM core, and high-drive capability outputs into a single monolithic circuit.

All synchronous inputs pass through registers are controlled by a positive-edge-triggered single clock input. Operations may be suspended and all synchronous inputs ignored when Clock Enable, $\overline{\text{CEN}}$ is HIGH. In this state the internal device will hold their previous values.

All Read, Write and Deselect cycles are initiated by the ADV/ $\overline{\text{LD}}$ input. When the ADV/ $\overline{\text{LD}}$ is HIGH the internal burst counter is incremented. New external addresses can be loaded when ADV/ $\overline{\text{LD}}$ is LOW.

Write cycles are internally self-timed and are initiated by the rising edge of the clock inputs and when R/\overline{W} is LOW. Separate byte enables allow individual bytes to be written. $\overline{BW1}$ controls I/O1-I/O8; $\overline{BW2}$ controls I/O9-I/O16; $\overline{BW3}$ controls I/O17-I/O24; $\overline{BW4}$ controls I/O25-I/O32. All Bytes are written when $\overline{BW1}$, $\overline{BW2}$, $\overline{BW3}$, and $\overline{BW4}$ are LOW.


A burst mode pin (MODE) defines the order of the burst sequence. When tied HIGH, the Interleaved burst sequence is selected. When tied LOW, the Linear burst sequence is selected.

FAST ACCESS TIME


Symbol	Parameter	-133	-117	-5	-6	Units
tkQ	Clock Access Time	4.2	4.5	5	5	ns
tĸc	Cycle Time	7.5	8.5	10	12	ns
	Frequency	133	117	100	83	MHz

This document contains ADVANCE INFORMATION data. ISSI reserves the right to make changes to its products at any time without notice in order to improve design and supply the best possible product. We assume no responsibility for any errors which may appear in this publication. © Copyright 1997, Integrated Silicon Solution, Inc.

BLOCK DIAGRAM



PIN CONFIGURATION 100-Pin TQFP (Top View)



PIN DESCRIPTIONS

A0-A16	Address Inputs
CLK	Clock
CEN	Clock Enable
ADV/ CD	Advance Load
BW1-BW4	Synchronous Byte Write Enable
R/W	Read/Write
CE1, CE2, CE3	Synchronous Chip Enable
ŌĒ	Output Enable

I/O1-I/O32	Data Input/Output
I/OP1-I/OP4	Parity Data Input/Output
MODE	Burst Sequence Mode
Vcc	+3.3V Power Supply
GND	Ground
Vccq	Isolated Output Buffer Supply: +3.3V
GNDq	Isolated Output Buffer Ground
NC	No Connect

TRUTH TABLE(1)

Operation	Address Used	R/W	CE x ⁽⁵⁾	ADV/ LD	CEN	BW x	
Begin New Write Cycle	External	L	Select	L	L	Valid	
Begin New Read Cycle	External	Н	Select	L	L	Х	
Advance Burst Counter ⁽²⁾ (Burst Write)	Internal	Х	Х	Н	L	Valid	
Advance Burst Counter (Burst Read)	Internal	Х	Х	Н	L	Х	
Deselect (2 Cycle)(3)	Х	Х	Deselect	L	L	Х	
Hold/NOOP ⁽⁴⁾	Х	Х	Х	Н	L	Χ	


Notes:

- 1."X" Means don't care.
- 2.When ADV/LD signal is sampled HIGH, the internal burst counter is incremented. The R/W signal is ignored when the counter is advanced. Therefore, the nature of the burst cycle (Read or Write) is determined by the status of the R/W signal when the first address is loaded at the beginning of the burst cycle.
- 3. Deselect cycle is initiated when CE1 and CE3 are sampled HIGH or CE2 is sampled LOW and ADV/LD sampled LOW at rising edge of clock. The data bus will tri-state two cycles after deselect is initiated.
- 4.When $\overline{\text{CEN}}$ is sampled HIGH at the rising edge of clock, that clock edge is blocked from propagating through the part. The state of all the internal registers remains unchanged.
- 5.The chip is selected when $\overline{CE1}$, $\overline{CE3}$ = LOW, $\overline{CE2}$ = HIGH. Chip is deselected if either one of the chip enables is false.

PARTIAL TRUTH TABLE

Function	R/W	BW1	BW2	BW3	BW4	
Read	Н	Х	Χ	Χ	Х	
Write Byte 1	L	L	Н	Н	Н	
Write Byte 2	L	Н	L	Н	Н	
Write Byte 3	L	Н	Н	L	Н	
Write Byte 4	L	Н	Н	Н	L	
Write All Bytes	L	L	L	L	L	

FUNCTIONAL TIMING DIAGRAM



Note:

All address, control and Data-in are only required to meet setup and hold times with respect to the rising edge of the clock. Data-out is valid after a clock-to-delay from the rising edge of the clock.

TRUTH TABLE

Cycle	Address	R/₩	ADV/LD	CEx ⁽²⁾	CEN	BWx	ŌĒ	I/O	Comments
n	A0	Н	L	L	L	Х	Х	Х	Load Read
n+1	Х	Х	Н	Х	L	Χ	Х	Х	Burst Read
n+2	A 1	Н	L	L	L	Χ	L	D0	Load Read
n+3	X	Χ	L	Н	L	Χ	L	D0+1	Deselect or Stop
n+4	Х	Х	Н	Х	L	Х	L	D1	NOOP
n+5	A 2	Н	L	L	L	Χ	Χ	Z	Load Read
n+6	Х	Х	Н	Х	L	Х	Х	Z	Burst Read
n+7	Х	Х	L	Н	L	Х	L	D2	Deselect or Stop
n+8	A3	L	L	L	L	L	L	D2+1	Load Write
n+9	Х	Х	Н	Х	L	L	Х	Z	Burst Write
n+10	A4	L	L	L	L	L	Х	D3	Load Write
n+11	Х	Х	L	Н	L	Х	Х	D3+1	Deselect or Stop
n+12	Х	Х	Н	Х	L	Х	Х	D4	NOOP
n+13	A 5	L	L	L	L	L	Х	Z	Load Write
n+14	A6	Н	L	L	L	Х	Х	Z	Load Read
n+15	A7	L	L	L	L	L	Х	D5	Load Write
n+16	Х	Х	Н	Х	L	L	L	Q6	Burst Write
n+17	A8	Н	L	L	L	Х	Х	D7	Load Read
n+18	Х	Х	Н	Х	L	Х	Χ	D7+1	Burst Read
n+19	A 9	L	L	L	L	L	L	Q8	Load Write

H = High; L = Low; X = Don't Care; Z = High Impedance.
 CEx = L is defined as CE1 and CE3 = L and CE2 = H, CEx = H is defined as CE1 and CE3 = H and CE2 = L.

READ OPERATION

Cycle	Address	R/W	ADV/LD	CEx ⁽²⁾	CEN	BWx	ŌĒ	I/O	Comments
n	A0	Н	L	L	L	Х	Χ	Χ	Address and Control meet setup
n+1	Χ	Х	Χ	Χ	L	Χ	Χ	Χ	Clock Setup Valid
n+2	Χ	Χ	Χ	Χ	Χ	Χ	L	D0	Contents of Address A0 Read Out

BURST READ OPERATION

Cycle	Address	R/W	ADV/LD	CEx ⁽²⁾	CEN	BWx	ŌĒ	I/O	Comments
n	A 0	Н	L	L	L	Χ	Χ	Х	Address and Control meet setup
n+1	Χ	Х	Н	Χ	L	Χ	Χ	Χ	Clock Setup Valid, Advance Counter
n+2	Χ	Χ	Н	Χ	L	Χ	L	D0	Address A0 Read Out, Inc. Count
n+3	Χ	Х	Н	Х	L	Χ	L	D0+1	Address A0+1 Read Out, Inc. Count
n+4	Χ	Х	Н	Χ	L	Χ	L	D0+2	Address A0+2 Read Out, Inc. Count
n+5	A 1	Н	L	L	L	Χ	L	D0+3	Address A0+3 Read Out, Load A1
n+6	Χ	Х	Н	Х	L	Χ	L	D0	Address A0 Read Out, Inc. Count
n+7	Χ	Х	Н	Χ	L	Χ	L	D1	Address A1 Read Out, Inc. Count
n+8	A2	Н	L	L	L	Χ	L	D1+1	Address A1+1 Read Out, Load A2

WRITE OPERATION

Cycle	Address	R/W	ADV/LD	CEx ⁽²⁾	CEN	BWx	ŌĒ	I/O	Comments
n	A 0	L	L	L	L	L	Х	Χ	Address and Control meet setup
n+1	Х	Х	Χ	L	L	Χ	Χ	Χ	Clock Setup Valid
n+2	Х	Х	Х	Х	L	Х	Х	D0	Write to Address A0

BURST WRITE OPERATION

Cycle	Address	R/W	ADV/LD	CEx ⁽²⁾	CEN	BWx	ŌĒ	I/O	Comments
n	A 0	L	L	L	L	L	Х	Х	Address and Control meet setup
n+1	Χ	Х	Н	Х	L	L	Χ	Х	Clock Setup Valid, Inc. Count
n+2	Χ	Х	Н	Х	L	L	Χ	D0	Address A0 Write, Inc. Count
n+3	Χ	Х	Н	Х	L	L	Χ	D0+1	Address A0+1 Write, Inc. Count
n+4	Χ	Х	Н	Х	L	L	Χ	D0+2	Address A0+2 Write, Inc. Count
n+5	A 1	L	L	L	L	L	Χ	D0+3	Address A0+3 Write, Load A1
n+6	Χ	Х	Н	Х	L	L	Χ	D0	Address A0 Write, Inc. Count
n+7	Χ	Х	Н	Х	L	L	Χ	D1	Address A1 Write, Inc. Count
n+8	A 2	Ĺ	Ĺ	L	L	Ĺ	Χ	D1+1	Address A1+1 Write, Load A2

- 1. H = High; L = Low; X = Don't Care; Z = High Impedance.
- 2. $\overline{CEx} = L$ is defined as $\overline{CE1}$ and $\overline{CE3} = L$ and $\overline{CE2} = H$, $\overline{CEx} = H$ is defined as $\overline{CE1}$ and $\overline{CE3} = H$ and $\overline{CE2} = L$.

READ OPERATION WITH CLOCK ENABLE USED

Cycle	Address	R/W	ADV/ LD	CEx ⁽²⁾	CEN	BWx	ŌĒ	I/O	Comments
n	A0	Н	L	L	L	Х	Χ	Χ	Address and Control meet setup
n+1	Χ	Χ	Χ	Х	Н	Χ	Χ	Χ	Clock n+1 Ignored
n+2	A 1	Н	L	L	L	Χ	Χ	Χ	Clock Valid
n+3	Χ	Χ	Χ	Χ	Н	Χ	L	D0	Clock Ignored. Data D0 is on the bus
n+4	Χ	Χ	Χ	Χ	Н	Χ	L	D0	Clock Ignored. Data D0 is on the bus
n+5	A 2	Н	L	L	L	Χ	L	D0	Address A0 Read Out (bus trans.)
n+6	A3	Н	L	L	L	Χ	L	D1	Address A1 Read Out (bus trans.)
n+7	A4	Н	L	L	L	Χ	L	D2	Address A2 Read Out (bus trans.)

WRITE OPERATION WITH CLOCK ENABLE USED

Cycle	Address	R/W	ADV/LD	CEx ⁽²⁾	CEN	BWx	ŌĒ	I/O	Comments
n	A0	L	L	L	L	L	Χ	Χ	Address and Control meet setup
n+1	Χ	Χ	Χ	Х	Н	Χ	Х	Χ	Clock n+1 Ignored
n+2	A 1	L	L	L	L	L	Χ	Χ	Clock Valid
n+3	Χ	Χ	Χ	Х	Н	Χ	Χ	Χ	Clock Ignored.
n+4	Χ	Χ	Χ	Χ	Н	Χ	Χ	Χ	Clock Ignored.
n+5	A 2	L	L	L	L	L	Χ	D0	Write data D0
n+6	A3	L	Ĺ	L	L	Ĺ	Χ	D1	Write data D1
n+7	A4	L	L	L	L	L	Х	D2	Write data D2

Note

^{1.} H = High; L = Low; X = Don't Care; Z = High Impedance; di could be D0 if desired.

^{2.} $\overline{CEx} = L$ is defined as $\overline{CE1}$ and $\overline{CE3} = L$ and $\overline{CE2} = H$, $\overline{CEx} = H$ is defined as $\overline{CE1}$ and $\overline{CE3} = H$ and $\overline{CE2} = L$.

READ OPERATION WITH CHIP ENABLE USED(1)

Cycle	Address	R/W	ADV/ LD	CE ⁽²⁾	CEN	BWx	ŌĒ	I/O	Comments
n	Χ	Х	L	Н	L	Χ	Х	?	Deselected
n+1	Χ	Х	L	Н	L	Χ	Χ	?	Deselected
n+2	A 0	Н	L	L	L	Χ	Χ	Z	Address and Control meet setup
n+3	Χ	Х	L	Н	L	Χ	Χ	Z	Deselected or STOP
n+4	A 1	Н	L	L	L	Х	L	Q0	Address A0 read out. Load A1
n+5	Х	Х	L	Н	L	Х	Х	Z	Deselected or STOP
n+6	Χ	Х	L	Н	L	Х	L	Q1	Address A1 read out. Deselected
n+7	A2	Н	L	L	L	Х	Χ	Z	Address and Control meet setup
n+8	Х	Х	L	Н	L	Х	Х	Z	Deselected or STOP
n+9	Х	Χ	L	Н	L	Χ	L	Q2	Address A2 read out. Deselected

Note:

- 1. H = High; L = Low; X = Don't Care; ? = Don't Know; Z = High Impedance.
- 2. $\overline{CEx} = L$ is defined as $\overline{CE1}$ and $\overline{CE3} = L$ and $\overline{CE2} = H$, $\overline{CE} = H$ is defined as $\overline{CE1}$ and $\overline{CE3} = H$ and $\overline{CE2} = L$.
- 3. Device Outputs are ensured to be in High-Z after the first rising edge of clock upon power-up.

WRITE OPERATION WITH CHIP ENABLE USED(1)


Cycle	Address	R/W	ADV/ LD	CE ⁽²⁾	CEN	BWx	ŌĒ	I/O	Comments
n	Χ	Х	L	Н	L	Х	Χ	?	Deselected
n+1	Х	Х	L	Н	L	Х	Х	?	Deselected
n+2	A 0	L	L	L	L	L	Χ	Z	Address and Control meet setup
n+3	Χ	Χ	L	Н	L	Χ	Χ	Z	Deselected or STOP
n+4	A 1	L	L	L	L	L	Χ	D0	Data D0 Write In. Load A1
n+5	Χ	Χ	L	Н	L	Χ	Χ	Z	Deselected or STOP
n+6	Χ	Χ	L	Н	L	Χ	Χ	D1	Data D1 Write In. Deselected
n+7	A 2	L	L	L	L	L	Χ	Z	Address and Control meet setup
n+8	Χ	Х	L	Н	L	Χ	Χ	Z	Deselected or STOP
n+9	X	X	L	Н	L	Х	Х	D2	Data D2 Write In. Deselected

- 1. H = High; L = Low; X = Don't Care; Z = High Impedance; di could be D0 if desired.
- 2. $\overline{CEx} = L$ is defined as $\overline{CE1}$ and $\overline{CE3} = L$ and $\overline{CE2} = H$, $\overline{CEx} = H$ is defined as $\overline{CE1}$ and $\overline{CE3} = H$ and $\overline{CE2} = L$.

INTERLEAVED BURST ADDRESS TABLE (MODE = Vccq or No Connect)

External Address A1 A0	1st Burst Address A1 A0	2nd Burst Address A1 A0	3rd Burst Address A1 A0
00	01	10	11
01	00	11	10
10	11	00	01
11	10	01	00

LINEAR BURST ADDRESS TABLE (MODE = GNDQ)



ABSOLUTE MAXIMUM RATINGS(1)

Symbol	Parameter	Value	Unit
TBIAS	Temperature Under Bias	-10 to +85	°C
Tstg	Storage Temperature	-55 to +150	°C
PD	Power Dissipation	1.8	W
Іоит	Output Current (per I/O)	100	mA
VIN, VOUT	Voltage Relative to GND for I/O Pins	-0.5 to Vccq + 0.3	V
VIN	Voltage Relative to GND for	-0.5 to 5.5	V
	for Address and Control Inputs		

- Stress greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
- 2. This device contains circuity to protect the inputs against damage due to high static voltages or electric fields; however, precautions may be taken to avoid application of any voltage higher than maximum rated voltages to this high-impedance circuit.
- 3. This device contains circuitry that will ensure the output devices are in High-Z at power up.

OPERATING RANGE

Range	Ambient Temperature	Vcc
Commercial	0°C to +70°C	$3.3V \pm 5\%$

DC ELECTRICAL CHARACTERISTICS (Over Operating Range)

Symbol	Parameter	Test Conditions	Min.	Max.	Unit	
Vон	Output HIGH Voltage	lон = −5.0 mA		2.4	_	V
Vol	Output LOW Voltage	loL = 5.0 mA		_	0.4	V
VIH	Input HIGH Voltage			2.0	Vccq + 0.3	٧
VIL	Input LOW Voltage			-0.3	0.8	V
ILI	Input Leakage Current	$GND \leq V_{IN} \leq V_{CCQ^{(1)}}$	Com.	- 5	5	μΑ
ILO	Output Leakage Current	$GND \le V_{OUT} \le V_{CCQ}, \overline{OE} = V_{IH}$	Com.	- 5	5	μΑ

POWER SUPPLY CHARACTERISTICS (Over Operating Range)

				133	-1	17	-	5	-(6	
Symbol	Parameter	Test Conditions	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Unit
lcc	AC Operating Supply Current	Device Selected, Com All Inputs = V_{IL} or V_{IH} $\overline{OE} = V_{IH}$, Cycle Time \geq tkc min.	. –	300	_	275	_	250	_	225	mA
İsB	Standby Current TTL Input	Device Deselected, Com Vcc = Max., All Inputs = VIH or VIL CLK Cycle Time ≥ tкc min.,	. —	60	_	60	_	60	_	60	mA
İsbi	Standby Current CMOS Input	Device Deselected, Com Vcc = Max., $V_{\text{IN}} \leq G\text{ND} + 0.2\text{V or } \geq \text{Vcc} - 0.2\text{V}$ f = 0		10	_	10	_	10	_	10	mA

Note:

MODE pin has an internal pullup and should be tied to Vcc or GND. It exhibits $\pm 30~\mu A$ maximum leakage current when tied to \leq GND + 0.2V or \geq Vcc - 0.2V.

CAPACITANCE(1,2)

Symbol	Parameter	Conditions	Max.	Unit
Cin	Input Capacitance	$V_{IN} = 0V$	6	pF
Соит	Input/Output Capacitance	Vout = 0V	8	pF

Notes:

- Tested initially and after any design or process changes that may affect these parameters.
 Test conditions: T_A = 25°C, f = 1 MHz, Vcc = 3.3V.

AC TEST CONDITIONS

Parameter	Unit
Input Pulse Level	0V to 3.0V
Input Rise and Fall Times	1.5 ns
Input and Output Timing	1.5V
and Reference Level	
Output Load	See Figure 1

AC TEST LOADS




Figure 1


READ/WRITE CYCLE SWITCHING CHARACTERISTICS (Over Operating Range)

		-	133		117	-	-5	-6		
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Unit
fmax	Clock Frequency	_	133	_	117	_	100	_	83	MHz
t KC	Cycle Time	7.5	_	8.5	_	10		12	_	ns
t KH	Clock High Time	2.5	_	3	_	3.5	_	4	_	ns
tĸL	Clock Low Time	2.5	_	3	_	3.5		4	_	ns
tkq	Clock Access Time	_	4.2	_	4.5		5	_	6	ns
tkqx ⁽²⁾	Clock High to Output Invalid	1.5	_	1.5	_	1.5	_	1.5	_	ns
tkqlz ⁽²⁾	Clock High to Output Low-Z	1.5	_	1.5	_	1.5	_	1.5	_	ns
tkqHZ ⁽²⁾	Clock High to Output High-Z	1.5	3.5	1.5	3.5	1.5	3.5	1.5	3.5	ns
toeq	Output Enable to Output Valid	_	4.2	_	4.5	_	5	_	6	ns
toelz(2)	Output Enable to Output Low-Z	0	_	0	_	0		0	_	ns
toehz ⁽²⁾	Output Disable to Output High-Z	_	3.5	_	3.5	_	3.5	_	3.5	ns
tas	Address Setup Time	2.0	_	2.0	_	2.2	_	2.5	_	ns
tws	Read/Write Setup Time	2.0	_	2.0	_	2.2	_	2.5	_	ns
to∈s	Chip Enable Setup Time	2.0	_	2.0	_	2.2	_	2.5	_	ns
tsE	Clock Enable Setup Time	2.0	_	2.0	_	2.2	_	2.5	_	ns
tavs	Address Advance Setup Time	2.0	_	2.0	_	2.2		2.5	_	ns
tah	Address Hold Time	0.5	_	0.5	_	0.5	_	0.5	_	ns
the	Clock EnableHold Time	0.5	_	0.5	_	0.5		0.5	_	ns
twн	Write Hold Time	0.5	_	0.5	_	0.5	_	0.5	_	ns
t CEH	Chip Enable Hold Time	0.5	_	0.5	_	0.5		0.5	_	ns
tals	Advance/Load (ADV/LD) Setup Time	2.0	_	2.0	_	2.2		2.5	_	ns
talh	Advance/Load (ADV/LD) Hold Time	0.5	_	0.5	_	0.5		0.5	_	ns
tos	Data Setup Time	1.7	_	1.7	_	2.0		2.5		ns
tон	Data Hold Time	0.5	_	0.5	_	0.5	_	0.5	_	ns

^{1.} Configuration signal MODE is static and must not change during normal operation.

^{2.} Guaranteed but not 100% tested. This parameter is periodically sampled.

READ/WRITE CYCLE TIMING



ORDERING INFORMATION

Commercial Range: 0°C to +70°C

Frequency	Order Part Number	Package
133	IS61ZB12836-133TQ	TQFP
117	IS61ZB12836-117TQ	TQFP
100	IS61ZB12836-5TQ	TQFP
83	IS61ZB12836-6TQ	TQFP

NOTICE

Integrated Silicon Solution, Inc., reserves the right to make changes to the products contained in this publication in order to improve design, performance or reliability. Integrated Silicon Solution, Inc. assumes no responsibility for the use of any circuits described herein, conveys no license under any patent or other right, and makes no representation that the circuits are free of patent infringement. Charts and schedules contained herein reflect representative operating parameters, and may vary depending upon a user's specific application. While the information in this publication has been carefully checked, Integrated Silicon Solution, Inc. shall not be liable for any damages arising as a result of any error or omission.

Integrated Silicon Solution, Inc. does not recommend the use of any of its products in life support applications where the failure or malfunction of the product can reasonably be expected to cause failure of the life support system or to significantly affect its safety or effectiveness. Products are not authorized for use in such applications unless Integrated Silicon Solution, Inc. receives written assurances, to its satisfaction, that: (a) the risk of injury or damage has been minimized; (b) the user assumes all such risks; and (c) potential liability of Integrated Silicon Solution, Inc. is adequately protected under the circumstances.

Copyright 1997 Integrated Silicon Solution, Inc.

Reproduction in whole or in part, without the prior written consent of Integrated Silicon Solution, Inc., is prohibited.




Integrated Silicon Solution, Inc.

2231 Lawson Lane Santa Clara, CA 95054 Tel: 1-800-379-4774 Fax: (408) 588-0806

e-mail: sales@issiusa.com http://www.issiusa.com

TQFP (Thin Quad Flat Pack Package)

Package Code: TQ



Thin Quad Flatpack (TQFP)									
	Inches								
Symbol	Min	Max							
Ref. Std.									
No. Leads		100							
A	0.055	0.063							
A1	0.002	0.006							
A2	0.053	0.057							
b	0.009	0.015							
C	0.004	0.008							
D	0.862	0.870							
D1	0.783	0.791							
Е	0.626	0.634							
E1	0.547	0.555							
е	0.0	26							
L	0.018	0.030							
L1	0.039 Ref.								
T	0°	10°							

- 1. All dimensioning and tolerancing conforms to ANSI Y14.5M-1982.
- Datum plane -H- located at bottom of lead and is coincident with the lead where the lead exits the plastic body at the bottom of the parting line.
- Datums -A-, -B-, and -D- to be determined at datum plane -H- where the center two leads exit the plastic body.
- 4. To be determined at seating plane -C-.
- Dimensions D1 and E1 do not include mold protrusions. Allowable protrusion is 0.25 mm per side. D1 and E1 do include mold mismatch and are determined at datum plane -H-.
- 6. Details of pin 1 identifier are optional.
- 7. These dimensions to be determined at datum plane -H-.
- 8. Controlling dimension: inches.