

Rochester Electronics Manufactured Components

Rochester branded components are manufactured using either die/wafers purchased from the original suppliers or Rochester wafers recreated from the original IP. All recreations are done with the approval of the OCM.

Parts are tested using original factory test programs or Rochester developed test solutions to guarantee product meets or exceed the OCM data sheet.

Quality Overview

- ISO-9001
- AS9120 certification
- Qualified Manufacturers List (QML) MIL-PRF-35835
 - Class Q Military
 - Class V Space Level
- Qualified Suppliers List of Distributors (QSLD)

• Rochester is a critical supplier to DLA and meets all industry and DLA standards.

Rochester Electronics, LLC is committed to supplying products that satisfy customer expectations for quality and are equal to those originally supplied by industry manufacturers.

The original manufacturer's datasheet accompanying this document reflects the performance and specifications of the Rochester manufactured version of this device. Rochester Electronics guarantees the performance of its semiconductor products to the original OEM specifications. 'Typical' values are for reference purposes only. Certain minimum or maximum ratings may be based on product characterization, design, simulation, or sample testing.



54174/DM54174/DM74174, 54175/DM54175/DM74175 Hex/Quad D Flip-Flops with Clear


General Description


These positive-edge triggered flip-flops utilize TTL circuitry to implement D-type flip-flop logic. All have a direct clear input, and the quad (175) version features complementary outputs from each flip-flop.

Information at the D inputs meeting the setup and hold time requirements is transferred to the Q outputs on the positivegoing edge of the clock pulse. Clock triggering occurs at a particular voltage level and is not directly related to the transition time of the positive-going pulse. When the clock input is at either the high or low level, the D input signal has no effect at the output.

Features

- 174 contains six flip-flops with single-rail outputs
- 175 contains four flip-flops with double-rail outputs
- Buffered clock and direct clear inputs
- Individual data input to each flip-flop
- Applications include: Buffer/storage registers
 - Shift registers Pattern generators
- Typical clock frequency 40 MHz
- Typical power dissipation per flip-flop 38 mW
- Alternate Military/Aerospace device (54174, 54175) is available. Contact a National Semiconductor Sales Office/Distributor for specifications.





See NS Package Number J16A, N16E or W16A

Clear	Clock	D	Q	Q †
L	Х	х	L	н
Н	↑	н	н	L
Н	1	L	L	н
н	L	X	Q ₀	

X = Don't Care

 \uparrow = Transition from low to high level

 $Q_0 =$ The level of Q before the indicated steady-state input conditions were established.

 \dagger = 175 only

TL/F/6557

© 1995 National Semiconductor Corporation

RRD-B30M105/Printed in U. S. A.

54174/DM54174/DM74174, 54175/DM54175/DM74175 Hex/Quad D Flip-Flops with Clear

June 1989

Absolute Maximum Ratings (Note)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage	7V
Input Voltage	5.5V
Operating Free Air Temperature Range	
DM54 and 54	-55°C to +125°C
DM74	$0^{\circ}C$ to $+70^{\circ}C$
Storage Temperature Range	-65° C to $+150^{\circ}$ C

Note: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Recommended Operating Conditions

Symbol	Parameter			DM54174			DM74174		
Symbol			Min	Nom	Max	Min	Nom	Max	Units
V _{CC}	Supply Voltage		4.5	5	5.5	4.75	5	5.25	V
VIH	High Level Input Voltage		2			2			V
VIL	Low Level Input Voltage				0.8			0.8	V
I _{ОН}	High Level Output Current				-0.8			-0.8	mA
I _{OL}	Low Level Output Current				16			16	mA
f _{CLK}	Clock Frequency (Note 4)		0		30	0		30	MHz
tw	Pulse Width (Note 4)	Clock Low	25			25			ns
		Clock High	10			10			
		Clear	20			20]
t _{SU}	Data Setup Time (Note 4)		20			20			ns
t _H	Data Hold Time (Note 4)		0			0			ns
t _{REL}	Clear Release 1	Time (Note 4)	30			30			ns
T _A	Free Air Operat	ing Temperature	-55		125	0		70	°C

'174 Electrical Characteristics

over recommended operating free air temperature range (unless otherwise noted)

Symbol	Parameter	Conditions	Min	Typ (Note 1)	Max	Units	
VI	Input Clamp Voltage	$V_{CC} = Min, I_I = -12 mA$				-1.5	V
V _{OH}	High Level Output Voltage	$\label{eq:VCC} \begin{split} V_{CC} &= \text{Min}, \text{I}_{OH} = \text{Max} \\ V_{IL} &= \text{Max}, \text{V}_{IH} = \text{Min} \end{split}$		2.4			V
V _{OL}	Low Level Output Voltage	$\label{eq:V_CC} \begin{split} V_{CC} &= \text{Min}, \text{I}_{OL} = \text{Max} \\ V_{IH} &= \text{Min}, \text{V}_{IL} = \text{Max} \end{split}$				0.4	V
l	Input Current @ Max Input Voltage	$V_{CC} = Max, V_I = 5.5V$				1	mA
I _{IH}	High Level Input Current	$V_{CC} = Max, V_I = 2.4V$				40	μΑ
IIL	Low Level Input Current	$V_{CC} = Max, V_I = 0.4V$				-1.6	mA
los	Short Circuit	V _{CC} = Max	DM54	-20		-57	mA
	Output Current	(Note 2)	DM74	- 18		-57	ШA
ICC	Supply Current	V _{CC} = Max (Note 3)			45	65	mA

Note 1: All typicals are at $V_{CC} = 5V$, $T_A = 25^{\circ}C$.

Note 2: Not more than one output should be shorted at a time.

Note 3: With all outputs open and all DATA and CLEAR inputs at 4.5V, I_{CC} is measured after a momentary ground, then 4.5V applied to the CLOCK input. Note 4: $T_A = 25^{\circ}C$ and $V_{CC} = 5V$.

Symbol	Bara	motor	From (I	nput)	RL	= 400 Ω, 0	C _L = 15 pF		Units
Symbol	Para	Parameter		tput)	Min		Max		onits
f _{MAX}	Maximum C Frequency	ock			30				MHz
t _{PLH}		Propagation Delay Time Low to High Level Output		Clock to Any Q			25		ns
t _{PHL}	Propagation Delay Time High to Low Level Output			Clock to Any Q			25		ns
t _{PHL}	Propagation High to Low	Delay Time Level Output	Clea Any				40		ns
Recom	mended Op	erating Co	nditions	5					
Cumhal	Paran			DM54175			DM74175		Unit
Symbol	Paran	heter	Min	Nom	Max	Min	Nom	Max	Unit
V _{CC}	Supply Voltage		4.5	5	5.5	4.75	5	5.25	V
V _{IH}	High Level Input	Voltage	2			2			V
V _{IL}	Low Level Input \	/oltage			0.8			0.8	V
I _{OH}	High Level Outpu	t Current			-0.8			-0.8	mA
I _{OL}	Low Level Output	t Current			16			16	mA
fclk	Clock Frequency	Clock Frequency (Note 1)			30	0		30	MHz
tw	Pulse Width (Note 1)	Clock Low	25			25			ns
		Clock High	10			10			
		Clear	20			20			
t _{SU}	Data Setup Time	(Note 1)	20			20			ns
t _H	Data Hold Time (Note 1)	0			0			ns
t _{REL}	Clear Release Tir	me (Note 1)	30			30			ns
T _A	Free Air Operatin	g Temperature	-55		125	0		70	°C
^t H ^t REL T _A	Data Hold Time (Clear Release Tir	Note 1) ne (Note 1)	0 30		125	0 30		70	r r

Symbol	Parameter	Conditions		Min	Typ (Note 1)	Max	Units
VI	Input Clamp Voltage	$V_{CC} = Min$, $I_I = -12 \text{ mA}$				-1.5	V
V _{OH}	High Level Output Voltage	$\label{eq:V_CC} \begin{split} V_{CC} &= \text{Min}, \text{I}_{OH} = \text{Max} \\ V_{IL} &= \text{Max}, \text{V}_{IH} = \text{Min} \end{split}$		2.4			V
V _{OL}	Low Level Output Voltage	$V_{CC} = Min, I_{OL} = Max$ $V_{IH} = Min, V_{IL} = Max$				0.4	V
I _I	Input Current @ Max Input Voltage	$V_{CC} = Max, V_I = 5.5V$				1	mA
I _{IH}	High Level Input Current	$V_{CC} = Max, V_I = 2.4V$				40	μA
Ι _{ΙL}	Low Level Input Current	$V_{CC} = Max, V_I = 0.4V$				-1.6	mA
los	Short Circuit	V _{CC} = Max	DM54	-20		-57	mA
	Output Current	(Note 2)	DM74	-18		-57	ma
Icc	Supply Current	V _{CC} = Max (Note 3)			30	45	mA


'175 Switching Characteristics at $V_{CC} = 5V$ and $T_A = 25^{\circ}C$ (See Section 1 for Test Waveforms and Output Load)


Symbol	Parameter	From (Input)	$R_L = 400\Omega$	Units	
Cymbol		To (Output)	Min	Max	•
f _{MAX}	Maximum Clock Frequency		30		MHz
t _{PLH}	Propagation Delay Time Low to High Level Output	Clock to Any Q or \overline{Q}		25	ns
t _{PHL}	Propagation Delay Time High to Low Level Output	Clock to Any Q or \overline{Q}		25	ns
t _{PLH}	Propagation Delay Time Low to High Level Output	Clear to Any \overline{Q}		25	ns
t _{PHL}	Propagation Delay Time High to Low Level Output	Clear to Any Q		40	ns


Note 1: All typicals are at $V_{CC}\,=\,5V,\,T_{A}\,=\,25^{\circ}C.$

Note 2: Not more than one output should be shorted at a time.

Note 3: With all outputs open and 4.5V applied to all DATA and CLEAR inputs, I_{CC} is measured after a momentary ground then 4.5V applied to the CLOCK.







National does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and National reserves the right at any time without notice to change said circuitry and specifications.