



SN54/74LS259

DESCRIPTION — The SN54LS/74LS259 is a high-speed 8-Bit Addressable Latch designed for general purpose storage applications in digital systems. It is a multifunctional device capable of storing single line data in eight addressable latches, and also a 1-of-8 decoder and demultiplexer with active HIGH outputs. The device also incorporates an active LOW common Clear for resetting all latches, as well as, an active LOW Enable.

- SERIAL-TO-PARALLEL CONVERSION
- EIGHT BITS OF STORAGE WITH OUTPUT OF EACH BIT AVAILABLE
- RANDOM (ADDRESSABLE) DATA ENTRY
- ACTIVE HIGH DEMULTIPLEXING OR DECODING CAPABILITY
- EASILY EXPANDABLE
- COMMON CLEAR

8-BIT ADDRESSABLE LATCH

LOW POWER SCHOTTKY

PIN NAMES

A₀, A₁, A₂ Address Inputs
 D Data Input
 E Enable (Active LOW) Input
 C Clear (Active LOW) Input
 Q₀ to Q₇ Parallel Latch Outputs (Note b)


LOADING (Note a)

	HIGH	LOW
A ₀ , A ₁ , A ₂	0.5 U.L.	0.25 U.L.
D	0.5 U.L.	0.25 U.L.
E	1.0 U.L.	0.5 U.L.
C	0.5 U.L.	0.25 U.L.
Q ₀ to Q ₇	10 U.L.	5(2.5) U.L.

NOTES:


- a. 1 TTL Unit Load (U.L.) = 40 μA HIGH/1.8 mA LOW.
 b. The Output LOW drive factor is 2.5 U.L. for Military (54) and 5 U.L. for Commercial (74) Temperature Ranges.

CONNECTION DIAGRAM DIP (TOP VIEW)



J Suffix — Case 620-09 (Ceramic)
 N Suffix — Case 648-08 (Plastic)

LOGIC DIAGRAM



SN54/74LS259

FUNCTIONAL DESCRIPTION — The SN54LS/74LS259 has four modes of operation as shown in the mode selection table. In the addressable latch mode, data on the Data line (D) is written into the addressed latch. The addressed latch will follow the data input with all non-addressed latches remaining in their previous states. In the memory mode, all latches remain in their previous state and are unaffected by the Data or Address inputs.

In the one-of-eight decoding or demultiplexing mode, the addressed output will follow the state of the D input with all other inputs in the LOW state. In the clear mode all outputs are LOW and unaffected by the address and data inputs.

When operating the SN54LS/74LS259 as an addressable latch, changing more than one bit of the address could impose a transient wrong address. Therefore, this should only be done while in the memory mode.

The truth table below summarizes the operations.

MODE SELECTION			TRUTH TABLE														
\bar{E}	\bar{C}	MODE	\bar{C}	\bar{E}	D	A ₀	A ₁	A ₂	Q ₀	Q ₁	Q ₂	Q ₃	Q ₄	Q ₅	Q ₆	Q ₇	MODE
L	H	Addressable Latch	L	H	X	X	X	X	L	L	L	L	L	L	L	L	Clear Demultiplex
H	H	Memory	L	L	L	L	L	L	L	L	L	L	L	L	L	L	
L	L	Active HIGH Eight-Channel Demultiplexer	L	L	H	L	L	L	H	L	L	L	L	L	L	L	
L	L	Clear	L	L	L	H	L	L	L	L	L	L	L	L	L	L	
H	L		L	L	H	H	L	L	L	H	L	L	L	L	L	L	
							
							
							
							
			L	L	H	H	H	H	L	L	L	L	L	L	L	H	
H	H	X	X	X	X	X	X	X	Q_{N-1} →								Memory
H	L	I	L	L	L	L	L	L	L	Q_{N-1}	Q_{N-1}	Q_{N-1}	Q_{N-1}				Addressable Latch
H	L	H	L	L	L	L	L	L	H	Q_{N-1}	Q_{N-1}	Q_{N-1}					
H	L	L	H	L	L	L	L	L	Q_{N-1}	L	Q_{N-1}	Q_{N-1}					
H	L	H	H	L	L	L	L	L	Q_{N-1}	H	Q_{N-1}	Q_{N-1}					
							
							
							
							
H	L	L	H	H	H	H	H	H	Q_{N-1}	Q_{N-1} →						L	
H	L	H	H	H	H	H	H	H	Q_{N-1}	Q_{N-1} →						H	

X = Don't Care Condition
 L = LOW Voltage Level
 H = HIGH Voltage Level
 Q_{N-1} = Previous Output State

GUARANTEED OPERATING RANGES

SYMBOL	PARAMETER		MIN	TYP	MAX	UNIT
V _{CC}	Supply Voltage	54	4.5	5.0	5.5	V
		74	4.75	5.0	5.25	
T _A	Operating Ambient Temperature Range	54	-55	25	125	°C
		74	0	25	70	
I _{OH}	Output Current — High	54,74			-0.4	mA
I _{OL}	Output Current — Low	54			4.0	mA
		74			8.0	

SN5474LS259

DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

SYMBOL	PARAMETER	LIMITS			UNITS	TEST CONDITIONS	
		MIN	TYP	MAX			
V _{IH}	Input HIGH Voltage	2.0			V	Guaranteed Input HIGH Voltage for All Inputs	
V _{IL}	Input LOW Voltage	54		0.7	V	Guaranteed Input LOW Voltage for All Inputs	
		74		0.8			
V _{IK}	Input Clamp Diode Voltage		-0.65	-1.5	V	V _{CC} = MIN, I _{IN} = -18 mA	
V _{OH}	Output HIGH Voltage	54	2.5	3.5	V	V _{CC} = MIN, I _{OH} = MAX, V _{IN} = V _{IH} or V _{IL} per Truth Table	
		74	2.7	3.5	V		
V _{OL}	Output LOW Voltage	54,74		0.25	0.4	I _{OL} = 4.0 mA	V _{CC} = V _{CC} MIN, V _{IN} = V _{IL} or V _{IH} per Truth Table
		74		0.35	0.5	I _{OL} = 8.0 mA	
I _{IH}	Input HIGH Current			20	μA	V _{CC} = MAX, V _{IN} = 2.7 V	
				0.1	mA	V _{CC} = MAX, V _{IN} = 7.0 V	
I _{IL}	Input LOW Current			-0.4	mA	V _{CC} = MAX, V _{IN} = 0.4 V	
I _{OS}	Short Circuit Current	-20		-100	mA	V _{CC} = MAX	
I _{CC}	Power Supply Current			36	mA	V _{CC} = MAX	

AC CHARACTERISTICS: T_A = 25°C, V_{CC} = 5.0 V


SYMBOL	PARAMETER	LIMITS			UNITS	CONDITIONS
		MIN	TYP	MAX		
t _{PLH}	Turn-Off Delay, Enable to Output		22	35	ns	C _L = 15 pF
t _{PHL}	Turn-On Delay, Enable to Output		15	24	ns	
t _{PLH}	Turn-Off Delay, Data to Output		20	32	ns	
t _{PHL}	Turn-On Delay, Data to Output		13	21	ns	
t _{PLH}	Turn-Off Delay, Address to Output		24	38	ns	
t _{PHL}	Turn-On Delay, Address to Output		18	29	ns	
t _{PHL}	Turn-On Delay, Clear to Output		17	27	ns	

AC SETUP REQUIREMENTS: $T_A = 25^\circ\text{C}$, $V_{CC} = 5.0\text{V}$

SYMBOL	PARAMETER	LIMITS			UNITS
		MIN	TYP	MAX	
t_s	Input Setup Time	20			ns
t_{WV}	Pulse Width, Clear or Enable	15			ns
t_{H1}	Hold Time, Data	5.0			ns
t_{H2}	Hold Time, Address	20			ns


AC WAVEFORMS

Fig. 1 TURN-ON AND TURN-OFF DELAYS, ENABLE TO OUTPUT AND ENABLE PULSE WIDTH




OTHER CONDITIONS: $\bar{C} = H$, $A = \text{STABLE}$

Fig. 2 TURN-ON AND TURN-OFF DELAYS, DATA TO OUTPUT




OTHER CONDITIONS: $\bar{E} = L$, $\bar{C} = H$, $A = \text{STABLE}$

Fig. 3 TURN-ON AND TURN-OFF DELAYS, ADDRESS TO OUTPUT




OTHER CONDITIONS: $\bar{E} = L$, $\bar{C} = L$, $D = H$

Fig. 4 SETUP AND HOLD TIME, DATA TO ENABLE




OTHER CONDITIONS: $\bar{C} = H$, $A = \text{STABLE}$

Fig. 5 TURN-ON DELAY, CLEAR TO OUTPUT



OTHER CONDITIONS: $\bar{E} = H$

Fig. 6 SETUP TIME, ADDRESS TO ENABLE (SEE NOTES 1 AND 2)



OTHER CONDITIONS: $\bar{C} = H$

NOTES:

1. The Address to Enable Setup Time is the time before the HIGH-to-LOW Enable transition that the Address must be stable so that the correct latch is addressed and the other latches are not affected.
2. The shaded areas indicate when the inputs are permitted to change for predictable output performance.