## Z8581 Military Clock Generator and Controller

# Zilog

## Military Electrical Specification

July 1985

### **FEATURES**

- Two independent 20 MHz oscillators generate two 10 MHz clock outputs and one 20 MHz clock output.
- Oscillator input frequency sources can be either crystals or external oscillators.
- Outputs directly drive the Z80, Z8000, 8086, 8088, and 68000 microprocessor clock inputs.
- Can be used as a general-purpose clock generator.
- 18-pin slimline package used; single +5V dc power required.

- Provides ability to stretch High and/or Low phase of clock signal under external control.
  - □ On-chip 2-bit counter can be used to selectively stretch clock cycles.
- On-chip reset logic
  - Reset output is synchronized with System Clock output.
  - Power-up reset period is maintained for a minimum of 30 ms.
  - □ External input initiates system reset.

### **GENERAL DESCRIPTION**

The Z8581 Clock Generator and Controller is a versatile addition to Zilog's family of Universal microprocessor components. The selective clock-stretching capabilities and variety of timing outputs produced by this device allow it to easily meet the timing design requirements of systems with microprocessors and LSI peripherals. The clock output drivers of the Z8581 also meet the non-TTL voltage requirements for driving NMOS clock inputs with no

additional external components. The Z8581 provides an elegant, single-chip solution to the design of system clocks for microprocessor-based products.

The Z8581 oscillators are referenced as the system clock oscillator and the general-purpose clock oscillator. Both oscillators are driven by external crystals or other frequency sources.





Figure 1. Z8581 Functional Block Diagram

### SYSTEM INTERFACE CONSIDERATIONS

Due to the fast rise and fall times produced by the Z8581, transmission line concepts must be applied in order to avoid ringing and reflections on the clock outputs. More specifically, the interconnections between the clock outputs and the loads they are driving must be treated as transmission lines, and it is necessary to match the source impedance of the clock outputs to the characteristic impedances of these transmission lines. In most cases the impedances can be matched by placing termination resistors in series with the clock outputs. These resistors range in value from 22 to 220 ohms, with the value chosen to optimize the clock risetime at the load. (See Figure 2.) It is important to control the impedance seen by the clock output by keeping leads short and avoiding stray inductances wherever possible.

Another important consideration is the bypass capacitor. To avoid distortion of the power supply, the Z8581 requires a high frequency 0.01  $\mu\text{F}$  ceramic capacitor between V<sub>CC</sub> and ground, and the leads connecting this capacitor to the pins should be kept as short as possible.



NOTE: The Z8581 requires a parallel-resonant fundamental type crystal. The capacitor may be varied to fine tune the frequency.

Figure 2. Z8581/Z8000 Interface

### **ABSOLUTE MAXIMUM RATINGS**

Guaranteed by design and characterization.

Voltages on all inputs and outputs	
with respect to ground $-0.3V$ to	+ 7.0V
Operating Case Temperature 55°C to +	125°C
Storage Temperature Range65°C to +	150°C
Absolute Maximum Power Dissipation	.1.5W

Stresses greater than those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only, operation of the device at any condition above those indicated in the operational sections of these specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

### STANDARD TEST CONDITIONS

The DC Characteristics and Capacitance sections listed below apply for the following standard test conditions, unless otherwise noted.


Military Operating Temperature Range (T<sub>C</sub>) - 55 °C to + 125 °C

Standard Military Test Condition  $+4.5V \le V_{CC} \le +5.5V$ 

All voltages are referenced to GND (0V). Positive current flows into the referenced pin.

All ac parameters assume a total load capacitance (C), including parasitic capacitances, of 100 pf max, except for

parameters 8, 9, 21, and 22 which are 200 pf max. Timing references between two output signals assume a load difference of 50 pf max.



### DC CHARACTERISTICS

Symbol	Parameter	Min	Max	Unit	Condition
V <sub>CH</sub>	Clock Input High Voltage	V <sub>CC</sub> -0.4 <sup>a</sup>	V <sub>CC</sub> + 0.3c	٧	Driven by External Clock Generator
$V_{CL}$	Clock Input Low Voltage	-0.3c	0.45a	V	Driven by External Clock Generator
V <sub>IH</sub>	Input High Voltage	2.0a	$V_{\rm CC}$ + 0.3°	V	
V <sub>IHSTRT</sub>	Input High Voltage on STRT Pin	2.3ª	V <sub>CC</sub> + 0.3°	V	
V <sub>ILSTRT</sub>	Input Low Voltage On STRT Pin	-0.3c	0.5a	٧	
V <sub>IL</sub>	Input Low Voltage	-0.3c	0.8a	V	
$V_{OH}$	Output High Voltage	2.4a		V	I <sub>OH</sub> =250 μA
V <sub>OH</sub> (ZCLK,	Output High Voltage	$V_{\rm CC}$ – 0.4a		V	$I_{OH} = -50 \mu A$ tested at 5 $\mu$ s after ZCLK or TCLK rises High
TCLK)		2.4°		V	$I_{OH} = -250 \mu\text{A}$
VOL	Output Low Voltage		0.4a	V	$I_{OL} = +2.0  \text{mA}$
I <sub>IL</sub>	Input Leakage		± 10a	μА	$0.4 \le V_{1N} \le +2.4V$
lcc	V <sub>CC</sub> Supply Current		150a	mA	

Parameter Test Status:

a Tested

b Guaranteed

<sup>&</sup>lt;sup>C</sup> Guaranteed by Characterization/Design

### **CAPACITANCE**

Symbol	Parameter	Max	Unit
C <sub>CLOCK</sub>	Clock Capacitance	35c	pf
C <sub>IN</sub>	Input Capacitance	10 <sup>c</sup>	pf
C <sub>OUT</sub>	Output Capacitance	15 <sup>c</sup>	pf

Parameter Test Status:

- a Tested
- b Guaranteed
- © Guaranteed by characterization/design


### **AC CHARACTERISTICS**

				Z8581 6 MHz		Z8581-10 10 MHz		
Number	Symbol	Parameter	Min.	Max.	Min	Max	Units	Notes
1	TwCH	Clock Input High Width	31¢		18 <sup>c</sup>		ns	1
2	TwCL	Clock Input Low Width	31¢		18 <sup>c</sup>		ns	1
3	TpC	Clock Input Cycle Time	82a		50a		ns	1
4	TfC	Clock Input Fall Time		10 <sup>c</sup>		7°	ns	1
5	TrC	Clock Input Rise Time		10 <sup>c</sup>		<b>7</b> 0	ns	1
6	TdOSC	Clock Input to OSC Delay		30a		20a	ns	-
7	TdZC	OSC to ZCLK Delay		30a		25a	ns	
8	TfZC	ZCLK Fall Time		10a		10a	ns	
9	TrZC	ZCLK Rise Time		10a		10a	ns	
10	TsSC	Stretch Controls to OSC † Setup	35a		20a		ns	
11	ThSC	Stretch Controls to OSC ↑ Hold	20a		10a		ns	
12	Td(ST/CR)	STRT    to 2-bit Counter Reset Delay		35a		25a	ns	
13	Td(OSC/CC)	OSC † to 2-bit Counter-Change		30a		25a	ns	2
14	Tw(STRT)	STRT Low Width	50a		30a		ns	
15	Td(RSTO)	ZCLK † to RSTO ↓ Delay		30a		20a	ns	
16	Ts(RSTI)	RSTI I to ZCLK ↑ Setup	30a		20 <sup>a</sup>		ns	
17	Th(RSTI)	RSTI ↓ to ZCLK ↑ Hold	30a		20a		ns	
18	Tw(RSTO)	RSTO Low Width	16a		16a		cycles	
19	Ts(ST/ZC)	STRT ↓ to ZCLK ↑ Setup to include ZCLK edge	40a		30a		ns	
20	TdTC	Clock Input to TCLK Delay		40a		30a	ns	
21	TrTC	TCLK Rise Time		10a		10a	ns	
22	TfTC	TCLK Fall Time		10a		10a	ns	

NOTES: 1. Clock input other than a crystal oscillator. 2. Assuming ZCLK rising.

Parameter Test Status:

- a Tested
- b Guaranteed
- C Guaranteed by Characterization/Design



Timing measurements are made at the following voltages:

	High	Low
ZCLK, TCLK	4.0V	0.8V
Output	2.0V	0.8V
Input	2.0V	0.8V

### **PIN DESCRIPTIONS**

Figures 3 and 4, respectively, show the pin functions and assignments of the Z8581. Tie unused inputs High through a resistor.

ADD1, ADD2. Add Delay 1 (input, active Low) and Add Delay 2 (input, active Low). These signals control the addition of one, two, or three delay periods to a selected half-cycle of the ZCLK output.

**C0, C1.** ZCLK Count 0 (output, active High) and ZCLK Count 1 (output, active High). These signals indicate, in binary, the number or rising edges of ZCLK that have occurred after the assertion of the STRT input.

**INH.** *Inhibit Delay* (input, active Low). When asserted, this signal inhibits the functions of inputs ADD1 and ADD2.

**OSC.** *Time Base Clock* (output, active High). This signal provides a TTL-compatible clock output at the same frequency as the system clock frequency source.

**RSTI.** Reset In (input, active Low). When asserted, this signal indicates a reset condition and initiates the assertion of RSTO synchronized with ZCLK.

**RSTO.** Reset Out (output, active Low). When asserted, this signal indicates that a system reset condition is required, either by RSTI going Low or by a system powerup condition.

**STRT.** Start Count (input, negative edge-triggered). When asserted, this signal resets a two-bit binary counter and then enables the counter to count the rising edges of the ZCLK output.

**STRH.** Delay ZCLK (input, active Low). When asserted, this signal causes the current half-cycle of the ZCLK output to be delayed (stretched) for as long as STRH is held Low. This control input overrides the ADD1, ADD2, and INH functions.

**TCLK.** General-Purpose Clock (output, MOS-compatible, active High). This signal is the timing output of the general-purpose oscillator. TCLK's frequency is half that of the external oscillator used to drive the general purpose oscillator.

**XTAL1A, XTAL1B.** System Clock Frequency Source A (input, active High) and System Clock Frequency Source B (output, active High). These signals are used by the external oscillator to drive the internal system clock oscillator and the OSC output.

**XTAL2A, XTAL2B.** General-Purpose Clock Frequency Source A (input, active High) and General-Purpose Clock Frequency Source B (output, active High). These signals are used by the external oscillator to drive the internal general-purpose clock oscillator.

**ZCLK.** System Clock (output, MOS-compatible, active High). This signal is the timing output of the system clock oscillator. This clock can be modified by the delay (stretch) control inputs. Its frequency, when unmodified, is half that of the external system clock frequency source.

### **PACKAGE PINOUTS**





Figure 3. Pin Functions

Figure 4. Pin Assignments

### MIL-STD-883 MILITARY PROCESSED PRODUCT

- Mil-Std-883 establishes uniform methods and procedures for testing microelectronic devices to insure the electrical, mechanical, and environmental integrity and reliability that is required for military applications.
- Mil-Std-883 Class B is the industry standard product assurance level for military ground and aircraft application.
- The total reliability of a system depends upon tests that are designed to stress specific quality and reliability concerns that affect microelectronic products.
- The following tables detail the 100% screening and electrical tests, sample electrical tests, and Qualification/Quality Conformance testing required.

### **Zilog Military Product Flow**



### Table I MIL-STD-883 Class B Screening Requirements Method 5004

Test		Mil-Std-883 Method	Test Condition	Requiremen
Internal Visual		2010	Condition B	100%
Stabilization Ba	ke	1008	Condition C	100%
Temperature Cy	ycle	1010	Condition C	100%
Constant Accel	eration (Centrifuge)	2001	Condition E or D <sup>(Note 1)</sup> , Y <sub>1</sub> Axis Only	100%
Initial Electrical	Tests		Zilog Military Electrical Specification Static/DC T <sub>C</sub> = +25°C	100%
Burn-In		1015	Condition D <sup>(Note 2)</sup> , 160 hours, $T_A = +125$ °C	100%
Interim Electrica	al Tests		Zilog Military Electrical Specification Static/DC T <sub>C</sub> = +25 °C	100%
PDA Calculatio	n		PDA = 5%	100%
Final Electrical	Tests		Zilog Military Electrical Specification Static/DC $T_C = +125^{\circ}C$ , $-55^{\circ}C$ Functional, Switching/AC $T_C = +25^{\circ}C$	100%
Fine Leak		1014	Condition A <sub>2</sub>	100%
Gross Leak		1014	Condition C	100%
Quality Conform	nance Inspection (QCI)			
Group A	Each Inspection Lot	5005	(See Table II)	Sample
Group B	Every Week	5005	(See Table III)	Sample
Group C	Periodically (Note 3)	5005	(See Table IV)	Sample
Group D	Periodically (Note 3)	5005	(See Table V)	Sample
External Visual		2009		100%
QA—Ship				100%

### NOTES:

- Applies to larger packages which have an inner seal or cavity perimeter of two inches or more in total length or have a package mass of ≥5 grams.
- 2. In process of fully implementing of Condition D Burn-In Circuits. Contact factory for copy of specific burn-in circuit available.
- 3. Performed periodically as required by Mil-Std-883, paragraph 1.2.1 b(17).

# **Table II Group A**Sample Electrical Tests

## MIL-STD-883 Method 5005

Subgroup	Tests	Temperature (T <sub>C</sub> )	LTPD Max Accept = 2
Subgroup 1	Static/DC	+25°C	2
Subgroup 2	Static/DC	+ 125°C	3
Subgroup 3	Static/DC	-55°C	5
Subgroup 7	Functional	+ 25°C	2
Subgroup 8	Functional	-55°C and +125°C	5
Subgroup 9	Switching/AC	+25°C	2
Subgroup 10	Switching/AC	+ 125°C	3
Subgroup 11	Switching/AC	– 55°C	5

### NOTES:

- The specific parameters to be included for tests in each subgroup shall be as specified in the applicable detail electrical specification. Where no parameters have been identified in a particular subgroup or test within a subgroup, no Group A testing is required for that subgroup or test.
- A single sample may be used for all subgroup testing. Where required size exceeds the lot size, 100% inspection shall be allowed.
- Group A testing by subgroup or within subgroups may be performed in any sequence unless otherwise specified.

## Table III Group B Sample Test Performed Every Week to Test Construction and Insure Integrity of Assembly Process. MIL-STD-883 Method 5005

Subgroup	Mil-Std-883 Method	Test Condition	Quantity or LTPD/Max Accept
Subgroup 1 Physical Dimensions	2016		2/0
Subgroup 2 Resistance to Solvents	2015		4/0
Subgroup 3 Solderability	2003	Solder Temperature +245°C ± 5°C	15 <sup>(Note 1)</sup>
Subgroup 4 Internal Visual and Mechanical	2014		1/0
<b>Subgroup 5</b> Bond Strength	2011	С	15 <sup>(Note 2)</sup>
<b>Subgroup 6</b> (Note 3) Internal Water Vapor Content	1018	1000 ppm. maximum at +100°C	3/0 or 5/1
Subgroup 7 <sup>(Note 4)</sup> Seal 7a) Fine Leak 7b) Gross Leak	1014	7a) A <sub>2</sub> 7b) C	5
<b>Subgroup 8</b> <sup>(Note 5)</sup> Electrostatic Discharge Sensitivity	3015	Zilog Military Electrical Specification Static/DC T <sub>C</sub> = +25°C A = 20-2000V B = >2000V Zilog Military Electrical Specification Static/DC T <sub>C</sub> = +25°C	15/0

- 1. Number of leads inspected selected from a minimum of 3 devices.
- 2. Number of bond pulls selected from a minimum of 4 devices.
- 3. Test applicable only if the package contains a dessicant.
- 4. Test not required if either 100% or sample seal test is performed between final electrical tests and external visual during Class B screening.
- 5. Test required for initial qualification and product redesign.

# Table IV Group C Sample Test Performed Periodically to Verify Integrity of the Die. MIL-STD-883 Method 5005

Subgroup	Mil-Std-883 Method	Test Condition	Quantity or LTPD/Max Accep
Subgroup 1			
Steady State Operating Life	1005	Condition D <sup>(Note 1)</sup> , 1000 hours at + 125°C	5
End Point Electrical Tests		Zilog Military Electrical Specification $T_C = +25$ °C, $+125$ °C, $-55$ °C	
Subgroup 2			
Temperature Cycle	1010	Condition C	
Constant Acceleration (Centrifuge)	2001	Condition E or $D^{(Note 2)}$ , $Y_1$ Axis Only	
Seal	1014		15
2a) Fine Leak		2a) Condition A <sub>2</sub>	
2b) Gross Leak		2b) Condition C	
Visual Examination	1010 or 1011		
End Point Electrical Tests		Zilog Military Electrical Specification $T_C = +25$ °C, $+125$ °C, $-55$ °C	

### NOTE:

- 1. In process of fully implementing Condition D Burn-In Circuits. Contact factory for copy of specific burn-in circuit available.
- 2. Applies to larger packages which have an inner seal or cavity perimeter of two inches or more in total length or have a package mass of ≥5 grams.


# **Table V Group D**Sample Test Performed Periodically to Insure Integrity of the Package. MIL-STD-883 Method 5005

Mil-Std-883 Method	Test Condition	Quantity or LTPD/Max Accept
2016		15
2004	Condition B <sub>2</sub> or D <sup>(Note 1)</sup>	15
1011	Condition B minimum, 15 cycles minimum	
1010	Condition C, 100 cycles minimum	15
1004		
1014		
	3a) Condition A <sub>2</sub>	
1004 or 1010	ob) condition c	
1004011010	Zilog Military Electrical Specification T <sub>C</sub> = +25°C, +125°C, -55°C	
2002	Condition B minimum	
2007	Condition A minimum	
2001	Condition E or D <sup>(Note 2)</sup> , Y <sub>1</sub> Axis Only	15
1014		
1010 or 1011	,	
	Zilog Military Electrical Specification T <sub>C</sub> = +25°C, +125°C, -55°C	
1009	Condition A minimum	
1014		15
1009	30) Condition C	
	<del></del>	
1018	5,000 ppm. maximum water content at +100°C	3/0 or 5/1
-200		
2025		15 <sup>(Note 4)</sup>
2024		5/0
	2016 2004 1011 1010 1004 1014 1004 or 1010  2002 2007 2001 1014 1010 or 1011  1009 1014 1009 1018 2025	MethodTest Condition20162004Condition B2 or D(Note 1)1011Condition B minimum, 15 cycles minimum1010Condition C, 100 cycles minimum100410143a) Condition C1004 or 1010Zilog Military Electrical Specification $T_C = +25^{\circ}C$ , $+125^{\circ}C$ , $-55^{\circ}C$ 2002Condition B minimum2007Condition A minimum2001Condition E or D(Note 2), Y1 Axis Only10144a) Condition A2 4b) Condition C1010 or 1011Zilog Military Electrical Specification $T_C = +25^{\circ}C$ , $-55^{\circ}C$ 1009Condition A minimum10145a) Condition A minimum10145a) Condition C1009Tondition A2 5b) Condition C100910185,000 ppm. maximum water content at $+100^{\circ}C$ 2025

### NOTES:

- 1. Lead Integrity Condition D for leadless chip carriers.
- 2. Applies to larger packages which have an inner seal or cavity perimeter of two inches or more in total length or have a package mass of ≥5 grams.
- 3. Not applicable to leadless chip carriers.
- 4. LTPD based on number of leads.
- 5. Not applicable for solder seal packages.


### **PACKAGE DIMENSIONS**





18-Pin Ceramic Package

### **ZILOG ORDERING INFORMATION**



### **AVAILABLE MILITARY PRODUCTS**

### Clock Generator and Controller, 6.0 MHz

Z8581 CM Z8581 CMBC Z8581 LM\* Z8581 LMBC\*

### Clock Generator and Controller, 10.0 MHz

Z8581-10 CM Z8581-10 CMBC Z8581-10 LM\* Z8581-10 LMBC\*

<sup>\*</sup> Available soon.

### Zilog Sales Offices and Technical Centers

### West

Sales & Technical Center Zilog, Incorporated 1315 Dell Avenue Campbell, CA 95008 Phone: (408) 370-8000 TWX: 910-338-7621

Sales & Technical Center Zilog, Incorporated 15643 Sherman Way Suite 430 Van Nuys, CA 91406 Phone: (818) 989-7485 TWX: 910-495-1765

Sales & Technical Center Zilog, Incorporated 125 Baker Ave Suite 180 Costa Mesa, CA 92626 Phone: (714) 261-1281

Sales & Technical Center Zilog, Incorporated 1750 112th Ave. N.E. Suite D161 Bellevue, WA 98004 Phone: (206) 454-5597

Technical Center Zilog, Incorporated 2885 Aurora Ave. Suite 23 Boulder, CO 80303

Phone: (303) 440-3971

### Midwest

Sales & Technical Center Z log, Incorporated 951 North Plum Grove Road Suite F Schaumburg, IL 60195 Phone: (312) 885-8080

TWX: 910-291-1064

Technical Center Zilog. Incorporated 7301 Ohms Lane, Suite 445 Edina, MN 55435 Phone: (612) 831-7611 FAX: 612-831-0447

Sales & Technical Center Zilog, Incorporated 5700 Lombardo Centre Suite 245 Seven Hills, OH 44131 Phone: (216) 447-1480 FAX: 216-447-1483

### South

Sales & Technical Center Zilog, Incorporated 1750 North Collins Suite F Richardson, TX 75080 Phone: (214) 231-9090 TWX: 910-860-5850

### East

Sales & Technical Center Zilog, Incorporated 24 New England Executive Park Burlington, MA 01803 Phone: (617) 273-4222 TWX: 710-332-1726

Sales & Technical Center Zilog, Incorporated 240 Cedar Knolls Rd. Cedar Knolis, NJ 07927 Phone: (201) 540-1671

Technical Center Plaza Office Center Suite 412 Route 73 and Fellowship Rd. Mt. Laurel, NJ 08054 Phone: (609) 778-8070

Technical Center Zilog, Incorporated 3300 Buckeye Rd. Suite 401 Atlanta, GA 30341 Phone: (404) 451-8425

Sales & Technical Center Zilog, Incorporated 1301 Seminole Blvd. Suite 103 Largo, FL 33540 Phone: (813) 585-2533 TWX: 810-866-9740

### Canada

Sales & Technical Center Mail Box 151 5915 Airport Road Suite 400 Mississauga, Toronto Canada L4VITI Phone: (416) 673-0634 FAX: 416-673-0628

### **United Kingdom**

Zilog U.K. Ltd. Zilog House 43-53 Moorbridge Road Maidenhead, SL6 8PL Berkshire, England Phone: (44) (628) 39200 Telex: (851) 848609

### France

Zilog, S.A.R.L. Cedex 31, Place des Corolles 92098 Paris La Defense France Phone: (33) (1) 334-6009 Telex: (842) 611445

### **West Germany**

Zilog GmbH Eschenstrasse 8 D-8028 Taufkirchen Munich, West Germany Phone: (49) (89) 612-6046 Telex: (841) 529110

### Japan

Zilog/Japan K.K. Konparu Bldg. 5F 2-8 Akasaka 4-Chome Minato-Ku. Tokyo 107 Japan Phone: (81) (5) 587-0528

Telex: (781) 2422024

### Hong Kong

Zilog Asia Ltd. Room 1009, Austin Tower 22-26 Austin Ave. Tsimshatsur Kowloon, Hong Kong Phone: (852) (3) 723-8979 Telex: (780) 52102 ZILOG HX

© 1985 by Zilog, Inc. All rights reserved. No part of this publication may be reproduced without the written permission of Zilog, Inc.

The information in this publication is subject to change without notice.