

Isolated Boost PFC Preregulator Controller

FEATURES

- PFC With Isolation, $V_O < V_{IN}$
- Single Power Stage
- Zero Current Switched IGBT
- Programmable ZCS Time
- Corrects PF to >0.99
- Fixed Frequency, Average Current Control
- Improved RMS Feedforward
- Soft Start
- 9V to 18V Supply V Range
- 20-Pin DW, N, J, and Q Packages

DESCRIPTION


The UCC3857 provides all of the control functions necessary for an Isolated Boost PFC Converter. These converters have the advantage of transformer isolation between primary and secondary, as well as an output bus voltage that is lower than the input voltage. By providing both power factor correction and down conversion in a single power processing stage, the UCC3857 is ideal for applications which require high efficiency, integration, and performance.

The UCC3857 brings together the control functions and drivers necessary to generate overlapping drive signals for external IGBT switches, and provides a separate output to drive an external power MOSFET which provides zero current switching (ZCS) for both the IGBTs. Full programmability is provided for the MOSFET driver delay time with an external RC network. ZCS for the IGBT switches alleviates the undesirable turn off losses typically associated with these devices. This allows for higher switching frequencies, smaller magnetic components and higher efficiency. The power factor correction (PFC) portion of the UCC3857 employs the familiar average current control scheme used in previous Unitrode controllers. Internal circuitry changes, however, have simplified the design of the PFC section and improved performance.

Controller improvements include an internal 6 bit A-D converter for RMS input line voltage detection, a zero load power circuit, and significantly lower quiescent operating current. The A-D converter eliminates an external 2 pole low pass filter for RMS detection.

BLOCK DIAGRAM

(continued)



UDG-96134

ABSOLUTE MAXIMUM RATINGS

Input Supply Voltage (VIN, VD)	18V
General Analog/Logic Inputs (Maximum Forced Voltage)	-0.3V to 5V
IAC (Maximum Forced Current)	200µA
Reference Output Current	Internally Limited
Output Current (MOSDRV, IGDRV1, IGDRV2) Pulsed	1A
Continuous	200mA
Storage Temperature	-65°C to +150°C
Junction Temperature	-55°C to +150°C
Lead Temperature (Soldering, 10 Sec.)	+300°C



Unless otherwise indicated, voltages are reference to ground and currents are positive into, negative out of the specified terminal. Pulsed is defined as a less than 10% duty cycle with a maximum duration of 500µs. Consult Packaging Section of Databook for thermal limitations and considerations of packages.

DESCRIPTION (cont.)

This simplifies the converter design, eliminates 2nd harmonic ripple from the feedforward component, and provides an approximate 6 times improvement in input line transient response. The zero load power comparator prevents energy transfer during open load conditions without compromising power factor at light loads. Low startup and operating currents which are achieved through the use of Unitrode's BCDMOS process simplify the auxiliary bootstrap supply design.

Additional features include: under voltage lockout for reliable off-line startup, a programmable over current shutdown, an auxiliary shutdown port, a precision 7.5V reference, a high amplitude oscillator ramp for improved noise immunity, softstart, and a low offset analog square, multiple and divide circuit. Like previous Unitrode PFC controllers, worldwide operation without range switches is easily implemented.

CONNECTION DIAGRAMS



ELECTRICAL CHARACTERISTICS: Unless otherwise stated, these specifications apply for $T_A = 0^\circ\text{C}$ to 70°C for the UCC3857, -40°C to $+85^\circ\text{C}$ for the UCC2857, and -55°C to $+125^\circ\text{C}$ for the UCC1857, $V_{IN}, V_D = 12\text{V}$, $R_T = 19.2\text{K}$, $C_T = 680\text{pF}$.
 $T_A = T_J$.

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNITS
Input Supply					
Supply Current, Active	No Load on Outputs, $V_D = V_{IN}$		3.5	5	mA
Supply Current, Startup	No Load on Outputs, $V_D = V_{IN}$		60	TBD	μA
V_{IN} UVLO Threshold			13.75	15.5	V
UVLO Threshold Hysteresis		3	3.75	TBD	V
Reference					
Output Voltage (V_{REF})	$T_J = 25^\circ\text{C}$, $I_{REF} = 1\text{mA}$	7.387	7.5	7.613	V
	Over Temperature, UCC3857	7.368	7.5	7.631	V
	Over Temperature, UCC1857, UCC2857	7.313	7.5	7.687	V
Load Regulation	$I_{REF} = 1\text{mA}$ to 10mA		2	10	mV
Line Regulation	$V_{IN} = V_D = 12\text{V}$ to 16V		2	15	mV
Short Circuit Current	$V_{REF} = 0\text{V}$		-55	-30	mA
Current Amplifier					
Input Offset Voltage	(Note 1)	-3	0	3	mV
Input Bias Current	(Note 1)		-50		nA
Input Offset Current	(Note 1)		25		nA
CMRR	$V_{CM} = 0\text{V}$ to 1.5V , $V_{CAO} = 3\text{V}$		80		dB
AVOL	$V_{CM} = 0\text{V}$, $V_{CAO} = 2\text{V}$ to 5V	65	85		dB
VOH	Load on CAO = $50\mu\text{A}$, $V_{MOUT} = 0\text{V}$, $V_{CA-} = 1\text{V}$	6	7		V
VOL	Load on CAO = $50\mu\text{A}$, $V_{MOUT} = 0\text{V}$, $V_{CA-} = 1\text{V}$		0.2		V
Maximum Output Current	Source : $V_{CA-} = 0\text{V}$, $V_{MOUT} = 1\text{V}$, $V_{CAO} = 3\text{V}$		-150		μA
	Sink : $V_{CA-} = 1\text{V}$, $V_{MOUT} = 0\text{V}$, $V_{CAO} = 3\text{V}$	5	30	50	mA
Gain Bandwidth Product	$f_{IN} = 100\text{kHz}$, 10mV p-p	3	5		MHz
Voltage Amplifier					
Input Voltage	Measured on V_{SNS} , $V_{COMP} = 3\text{V}$	2.9	3	3.1	V
Input Bias Current	Measured on V_{SNS} , $V_{COMP} = 3\text{V}$		-50		nA
AVOL	$V_{COMP} = 1\text{V}$ to 5V		75		dB
VOH	Load on $V_{COMP} = -50\mu\text{A}$, $V_{SNS} = 2.8\text{V}$	5.3	5.55	5.7	V
VOL	Load on $V_{COMP} = 50\mu\text{A}$, $V_{SNS} = 3.2\text{V}$		0.1	0.45	V
Maximum Output Current	Source : $V_{SNS} = 2.8\text{V}$, $V_{COMP} = 3\text{V}$	-20	-12	-5	mA
	Sink : $V_{SNS} = 3.2\text{V}$, $V_{COMP} = 3\text{V}$	5	20	30	mA
Oscillator					
Initial Accuracy	$T_J = 25^\circ\text{C}$	42.5	50	57.5	kHz
		40	50	60	kHz
Voltage Stability	$V_{IN} = 12\text{V}$ to 18V		1		%
CT Ramp Peak-Valley Amplitude		4	4.5	5	V
CT Ramp Valley Voltage			1.5		V
Output Drivers					
VOH	$I_L = -100\text{mA}$	9	10		V
VOL	$I_L = 100\text{mA}$		0.1	0.5	V
Rise Time	$C_{LOAD} = 1\text{nF}$		25	TBD	ns
Fall Time	$C_{LOAD} = 1\text{nF}$		10	TBD	ns

ELECTRICAL CHARACTERISTICS: Unless otherwise stated, these specifications apply for $T_A = 0^\circ\text{C}$ to 70°C for the UCC3857, -40°C to $+85^\circ\text{C}$ for the UCC2857, and -55°C to $+125^\circ\text{C}$ for the UCC1857, $V_{IN}, V_D = 12\text{V}$, $R_T = 19.2\text{K}$, $C_T = 680\text{pF}$. $T_A = T_J$.

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNITS
Trailing Edge Delay					
Delay Time	$R = 12\text{k}, C = 200\text{pF}, V_{\text{COMP}} = 4\text{V}$	1.6	2	2.4	μs
Soft Start					
Charge Current			10		μA
Shutdown Comparator Threshold	Measured on SS	0		0.4	V
Multiplier					
Output Current, IAC Limited	$I_{\text{AC}} = 100\mu\text{A}, V_{\text{COMP}} = 5.5\text{V}, V_{\text{CRMS}} = 0\text{V}$		-200		μA
Output Current, Power Limited	$I_{\text{AC}} = 100\mu\text{A}, V_{\text{COMP}} = 5.5\text{V}, V_{\text{CRMS}} = 1\text{V}$		-200		μA
Output Current, Zero	$I_{\text{AC}} = 0$	-2	0	2	μA
Gain Constant			2.5		1/V
Zero Power, Peak Current					
Zero Power Comparator Threshold	Measured on COMP		0.5		V
Peak Current Limit Comparator Threshold	Measured on PKLMT		0		V

Note 1: Common mode voltages = 0V, $V_{\text{CAO}} = 3\text{V}$

PIN DESCRIPTIONS

AGND: Reference point of the internal reference and all thresholds, as well as the return for the remainder of the device except for the output drivers.

CA-: Inverting input of the inner current loop error amplifier.

CAO: Output of the inner current loop error amplifier. This output can swing between approximately 0.2V and 6V. It is one of the inputs to the PWM comparator.

COMP: This is the output of the voltage loop error amplifier. It is internally clamped to approximately 5.6V by the UCC3857 and can swing as low as approximately 0.1V. Voltages below 0.5V on COMP will disable the MOSDRV output and force the IGDRV1 and IGDRV2 outputs to a zero overlap condition.

CRMS: A capacitor is connected between CRMS and ground to average the AC line voltage over a half cycle. CRMS is internally connected to the RMS detection circuitry.

CT: A capacitor (low ESR, ESL) is tied between CT and ground to set the ramp generator switching frequency in conjunction with R_T . The ramp generator frequency is approximately equal to:

$$\frac{0.67}{R_T \cdot C_T}$$

DELAY: A resistor to VREF and a capacitor to AGND are connected to DELAY to set the overlap delay time for the MOSDRV output stage. The overlap delay function can be disabled by removing the capacitor to AGND.

IAC: A resistor is connected to the rectified AC input line voltage from IAC. This provides the internal multiplier and the RMS detector with instantaneous line voltage information.

IGDRV1: Driver output for one of the two external IGBT power switches.

IGDRV2: Driver output for one of the two external IGBT power switches.

MOSDRV: Driver output for the external power MOSFET switch.

MOUT: Output of the analog multiply and divide circuit. The output current from MOUT is fed into a resistor to the return leg of the input bridge. The resultant waveform forms the sine reference for the current error amplifier.

PKLMT: Inverting input of the peak current limit comparator. The threshold for this comparator is nominally set to 0V. The peak limit comparator terminates the MOSDRV output and forces the IGDRV1 and IGDRV2 outputs to zero overlap when tripped.

PGND: Return for all high level currents, internally tied to the output driver stages of the UCC3857.

RT: A resistor is tied between RT and ground to set the charging current for the internal ramp generator. The UCC3857 provides a temperature compensated 3.0V at RT. The oscillator charging current is therefore: 3.0V/RT. Current out of RT should be limited to 250 μ A for best performance.

SNS: This is the feedback input for the outer voltage control loop. An external opto isolator circuit provides the output voltage regulation information to SNS across the isolation barrier.

SS: A capacitor is connected between SS and GND to provide the UCC3857 soft start feature. The voltage on COMP, is clamped to approximately the same voltage as SS. An internal 10 μ A (nominal) current source is provided by the UCC3857 to charge the soft start capacitor.

VD: Positive supply rail for the three output driver stages. The voltage applied to VD must be limited to less than 18VDC. VD should be bypassed to PGND with a 0.1 μ F to 1.0 μ F low ESR, ESL capacitor for best results. VD and VIN can be isolated from each other with an RC lowpass filter for better supply noise rejection.

VIN: Input voltage supply to the UCC3857. This voltage must be limited to less than 18VDC. The UCC3857 is enabled when the voltage on VIN exceeds 13.75V (nominal).

VREF: Output of the precision 7.5V reference. A 0.01 μ F to 0.1 μ F low ESR, ESL bypass capacitor is recommended between VREF and AGND for best performance.




Figure 1. Typical Power Stage Waveforms

APPLICATION INFORMATION

UCC3857 is designed to provide a solution for single stage power factor correction and step-down function using an isolated boost converter. Figure 2 shows the implementation of a typical isolated boost converter using IGBTs as main switches in push-pull configuration and using a MOSFET as an auxiliary switch to accomplish soft-switching of IGBTs. Many variations of this implementation are possible including bridge-type circuits.

The circuit shown in Fig. 2 provides several advantages over a more conventional approach of deriving a DC bus voltage from AC line with power factor correction. The conventional approach uses two power conversion

stages and has higher cost and complexity. With the use of UCC3857, the dual functionality of power factor correction and voltage step-down is combined into a single stage.

The power stage comprises a current-fed push-pull converter where the ON times of the push-pull switches (Q1 and Q2) are overlapped to provide effective duty cycle of a conventional PWM boost converter. When only one switch is on, the power is transferred to the output through the transformer and the output rectifier. It can be seen that the operation on the primary side of the circuit is that of a boost converter and UCC3857 provides input




Figure 2. Typical Application Circuit

current programming using average current mode control to achieve unity power factor. The transformer turns ratio can be used to get the required level of output voltage (higher or lower than the peak line voltage). The transformer also provides galvanic isolation for the output voltage.

Power stage optimization involves design and selection of components to meet the performance and cost objectives. These include the power switches, transformer and inductor design.

The choice of IGBTs is based on their advantage over MOSFETs at higher voltages. For universal line operation, the voltage stress on the push-pull switches can approach 1000V. However, the slow turn-off of IGBTs can contribute high switching losses and the use of MOSFET (QA) helps turn the IGBTs off under zero voltage (lossless) conditions. This is accomplished by keeping QA on beyond the turn-off of Q1 or Q2 (see Figure1 for waveforms) to allow the inductor current to divert from IGBT to MOSFET while the IGBT is turning off and still maintain zero volts. The MOSFET delay time (TD1) effectively adds to the boost inductor charge period. The

voltage stress of the MOSFET is half the stress of the IGBTs under normal operating conditions. However, QA can see much higher voltage stress under start-up and short circuit conditions as the converter operates in a fly-back mode then. For different operating requirements or constraints (e.g. single North American line operation), the choice of switching components may be different (e.g. MOSFETs for Q1 and Q2 and no QA) as the voltage stress is different. In that case, UCC3857 can still be used without using the MOSDRV output.

Transformer design is very critical in this topology. The push-pull transformer has to have minimal leakage inductance between the primary and secondary windings. Similarly, the leakage between the two primary windings has to be minimized. In practice, it is hard to achieve both the targets without using sophisticated construction techniques such as interleaving, use of foils etc. In many cases, it may be beneficial to have planar transformers to achieve these objectives. The effects of higher leakage inductance include higher voltage stresses, ringing, power losses and loss of available duty cycle. The high voltage

levels make it difficult to design effective snubber circuits for these leakage induced ringings.

The design of the boost inductor is very similar to conventional boost converter. However, as shown in Fig. 2, an additional winding connected to the output through a diode is required on the boost inductor. This winding has to have the same turns ratio as the transformer and meet the isolation requirements. This winding is required to provide a discharge path for the inductor energy when the push-pull switches are both off. During start-up, when the output voltage is zero, the converter can see very high inrush currents. The overcurrent protection circuit of UCC3857 will shut down all the outputs when the set threshold is crossed. At that instance, the boost inductor auxiliary winding directs the energy to the output. This is a preferred manner of bringing the output voltage up to prevent the main switches from handling the high levels of inrush current. However, when the auxiliary winding is transferring the power to the output, the voltage stress across QA becomes input voltage plus the reflected output voltage—higher than its steady state value of reflected output voltage.

Chip Bias Supply and Start-up

UCC3857 is implemented using Unitrode's BCDMOS process which allows minimization of the start-up (60µA typical) and operating (3.5mA typical) supply currents. It results in significantly lower power consumption in the trickle charge resistor used to start-up the IC.

Oscillator Set-up

The oscillator of UCC3857 is designed to have a wide ramp amplitude (4.5V p-p) for higher noise immunity. The CT pin has the sawtooth waveshape and during the discharge time of CT, a clock pulse is generated. During the discharge period, the effective internal impedance to GND is 600Ω. Based on this, the discharge time is given by 831•CT. As shown in the waveforms of Fig. 1, the internal clock pulse width is equal to the discharge time and that sets the minimum dead time between IGDRV1 and IGDRV2. The clock frequency is given by

$$f_{sw} = \frac{1}{(1.5 \cdot RT + 831) \cdot CT} \approx \frac{1}{(1.5 \cdot RT \cdot CT)} \quad (1)$$

The IGDRV1 and IGDRV2 outputs are switched at half the clock frequency while MOSDRV is switched at the clock frequency.

Reference Signal (IMULT) generation

Like the UC3854 series, the UCC3857 has an analog computation unit (ACU) which generates a reference current signal for the current error amplifier. The inputs to the ACU are signals proportional to instantaneous line

voltage, input voltage RMS information and the voltage error amplifier output. Unlike prior techniques of RMS voltage sensing, UCC3857 employs a patent pending technique to simplify the RMS voltage generation and eliminate performance degradation caused by the prior techniques. With the novel technique (shown in Figure 3), need for external 2-pole filter for VRMS generation is eliminated. Instead, the IAC current is mirrored and used to charge an external capacitor (CCRMS) during a half cycle. The voltage on CRMS takes the integrated sinusoidal shape and is given by equation 2. At the end of the half-cycle, CRMS voltage is held and converted into a 6-bit digital word for further processing in the ACU. CCRMS is discharged and readied for integration during next half cycle.

The advantage of this method is that the second harmonic ripple on the VRMS signal is virtually eliminated. Such second harmonic ripple is unavoidable with the limited roll-off of a conventional 2-pole filter and results in 3rd harmonic distortion in the input current signal. The dynamic response to the input line variations is also improved as a new VRMS signal is generated every cycle.

$$V_{CRMS} = \frac{I_{AC(pk)}}{2 \cdot \omega \cdot C_{CRMS}} (1 - \cos \omega t) \quad (2)$$

For proper operation, IAC(pk) should be selected to be 100µA at peak line voltage. For universal input voltage with peak value of 265 VAC, this means RAC=3.6M. The noise sensitivity of the IC requires a small bypass capacitor for high frequency noise filtering. The value of this capacitor should be limited to 220pF maximum. The VCRMS value should be approximately 1V at the peak of low line (80 VAC) to minimize any digitization errors. The peak value of VCRMS at high line then becomes 3.5V. The desired CCRMS can be calculated from equation 2 to be 75nF for 60Hz line.

The multiplier output current is given by equation (3) with K=0.33.

$$I_{MULT} = \frac{(V_{COMP} - 0.5) \cdot I_{AC} \cdot K}{V_{CRMS}^2} \quad (3)$$

The multiplier peak current is limited to 200µA and the selected values for IAC and VCRMS should ensure that the current is within this range. Another limitation of the multiplier is that IMULT can not exceed two times the IAC current, limiting the minimum voltage on VCRMS.

The discrete nature of the RMS voltage feedforward means that there are regions of operation where the input voltage changes, but the VRMS value fed into the multiplier does not change. The voltage error amplifier compensates for this by changing its output to maintain




Figure 3. Novel RMS Voltage Generation Scheme

the required multiplier output current. When the output of the ADC changes, there is a jump in the output of the error amplifier. This has minimal impact on the overall converter operation.

Another key consideration with the RMS voltage scheme is that it relies on the zero-crossing of the Iac signal to be effective. At very light loads and high line conditions, the rectified AC does not quite reach zero if a large capacitor is being used for filtering on the rectified side of the bridge. In such instances, the feedforward effect does not take place and the controller functionality is compromised. For UCC3857, the Iac current should go below 10µA for the zero crossing detection to take place. It is recommended that the capacitor value be kept low enough for the light load operation or that the alternative scheme shown in Figure 4 be used for IAC sense.

Gate Drive Considerations

The gate drive circuits in UCC3857 are designed for high speed driving of the power switches. Each drive circuit consists of low impedance pull-up and pull-down DMOS output stages. The UCC3857 provides separate supply and ground pins (VD and PGND) for the driver stages. These pins allow better local bypassing of the driver circuits. VD can also be used to ensure that the SOA limits of the output stages are not violated when driving high peak current levels. For this, VD can be kept as low as possible (e.g. 10V) while VIN can go higher to handle the UVLO requirements.




Figure 4. Alternative Implementation For Sensing Iac

Current Amplifier Set-up

Once the multiplier is set-up by choosing the VRMS range, the current amplifier components can be designed. The maximum multiplier output is at low line, full load conditions. The inductor peak current also occurs at the same point. The multiplier terminating resistor can be determined using equation 4.

$$R_{MULT} = \frac{I_{L_PK} \cdot R_{SENSE}}{I_{MULT_PK}} \quad (4)$$

The current amplifier can be compensated using a previously presented techniques (U-134) summarized here. A

simplified high frequency model for inductor current to duty cycle transfer function is given by

$$G_{ID}(s) = \frac{\hat{i}_L}{\hat{d}} = \frac{V_O}{sL} \quad (5)$$

The gain of the current feedback path at the frequency of interest (crossover) is given by

$$\frac{\hat{d}}{\hat{i}_L} = R_{SENSE} \cdot \frac{R_Z}{R_I} \cdot \frac{1}{V_{SE}} \quad (6)$$

Where V_{SE} is the ramp amplitude (p-p) which is 4.5V for UCC3857. Combining equations. 5 and 6 yields the loop gain of the current loop and equating it to 1 at the desired crossover frequency can result in a design value for R_Z . The current loop crossover frequency should be limited to about 1/3 of the switching frequency of the converter to ensure stability. See Unitrode Application Note U-140 for further information.

Trailing Edge Delay

As shown in the waveforms of Fig. 1, the modified isolated boost converter requires drive signals for the two main (IGBT) switches and the auxiliary (MOSFET) switch with certain timing relationships. The delay between turn-off of an IGBT and turn-off of the MOSFET can be programmed for the UCC1857. In a PFC application, the input line varies from zero to the AC peak level, resulting in a wide range of required duty ratios. A fixed delay time will induce line current distortion at the peaks of the AC line under high line and/or light load conditions. This is caused by the minimum controllable duty ratio imposed on the modulator by the fixed delay. If the minimum controllable duty ratio is fixed, the inner current loop can exhibit a limit cycle oscillation at the line peaks, inducing line current distortion.

The UCC1857 has an adaptive MOSFET delay generator, which is directly modulated by load power demand. Referring to Fig. 5, this circuit directly varies the delay time based on the output level of the voltage error amplifier, which in an average current mode PFC converter with line feedforward is indicative of load power. The delay time is programmed with external components, R_D and C_D . The sequence of events starts when the internal

CLK signal resets latch U2, causing PWMDEL to go high and the Q output to go low. C_D was discharged via M1 and is held low until the internal PWM signal goes low (indicating turn-off of either of the IGBT drives). At this point M1 turns off and C_D charges towards the 7.5V reference through R_D . A comparator U1 compares this voltage to the voltage error amplifier output (V_{COMP}). When the voltage on C_D is greater than V_{COMP} , the latch U2 is set causing PWMDEL to go low. PWMDEL is logically ANDed with CLKNOT to produce the signal, which commands the MOSFET driver output (MOSDRV). The delay time, $TD1$, is given by

$$TD1 = -R_D \cdot C_D \cdot \ln \left(\frac{7.5 - V_{COMP}}{7.5} \right) \quad (7)$$

This technique reduces the overlap delay at light loads or high lines, but maintains a longer delay when the line voltage is low or the load is heavy. This by definition reduces the minimum controllable duty ratio to an acceptable level, and is programmable by the user. Reducing the delay time under light current conditions is acceptable since the IGBT current is directly proportional to load current. By providing programming flexibility with R_D and C_D , the delay times can be optimized for current and future classes of IGBT switches. The delay can also be set to zero by removing C_D from the circuit.





Figure 5. Circuit for Adaptive MOSFET Delay Generation



[Back to Packaging Index](#)

20-PIN PLASTIC DIP ~ N PACKAGE SUFFIX

DIMENSIONS					
	INCHES		MILLIMETERS		NOTES
	MIN	MAX	MIN	MAX	
A	.245	.260	6.22	6.60	1
B	1.010	1.030	25.65	26.16	1
C	-	.210	-	5.33	
C1	.125	.150	3.18	3.81	
C2	.015	.055	0.38	1.40	2
D	.300	.325	7.62	8.26	3
E	.100 BSC		2.54 BSC		4
F	.014	.022	0.35	0.56	
F1	.045	.070	1.14	1.78	
F2	.008	.014	0.20	0.35	
G	.300	.400	7.62	10.16	5
H	.005	-	0.13	-	
L	.115	.160	2.92	4.06	



NOTES:

1. 'A' AND 'B' DO NOT INCLUDE MOLD FLASH OR PROTRUSIONS. MOLD FLASH OR PROTRUSIONS SHALL NOT EXCEED 0.006 IN. PER SIDE.
2. 'C2' SHALL BE MEASURED FROM THE SEATING PLANE TO THE BASE PLANE.
3. 'D' SHALL BE MEASURED WITH THE LEADS CONSTRAINED TO BE PERPENDICULAR TO THE BASE PLANE.
4. THE BASIC LEAD SPACING IS 0.100 IN. BETWEEN CENTERLINES. EACH LEAD CENTERLINE SHALL BE LOCATED WITHIN ±0.010 IN. OF ITS EXACT TRUE POSITION.
5. 'G' SHALL BE MEASURED AT THE LEAD TIPS WITH THE LEADS UNCONSTRAINED.
6. CONTROLLING DIMENSION: INCHES. MILLIMETERS SHOWN FOR REFERENCE ONLY.

P-5




Mechanical Drawings

[Back to Packaging Index](#)

20-PIN SOIC SURFACE MOUNT~ DW PACKAGE SUFFIX

DIMENSIONS				
	INCHES		MILLIMETERS	
	MIN	MAX	MIN	MAX
A	.394	.419	10.00	10.64
A1	.292	.299	7.42	7.59
B	.504	.511	12.80	12.98
C	.097	.104	2.46	2.64
C1	.004	.011	0.10	0.28
E	.050 BSC		1.27 BSC	
F	.014	.019	0.36	0.48
G	.009	.012	0.23	0.30
H	.018	.035	0.46	0.89
θ	0°	8°	0°	8°



NOTES:


- 1 'A1' AND 'B' DO NOT INCLUDE MOLD FLASH OR PROTRUSIONS. MOLD FLASH OR PROTRUSIONS SHALL NOT EXCEED 0.006 IN. PER SIDE.
- 2. LEADS SHALL BE COPLANAR WITHIN 0.004 IN. AT THE SEATING PLANE.
- 3 THE BASIC LEAD SPACING IS 0.050 IN. BETWEEN CENTERLINES. EACH LEAD CENTERLINE SHALL BE LOCATED WITHIN ±0.004 IN. OF ITS EXACT TRUE POSITION.
- 4. CONTROLLING DIMENSION: INCHES. MILLIMETERS SHOWN FOR REFERENCE ONLY.
- 5 DIMENSION 'F' DOES NOT INCLUDE DAMBAR PROTRUSION. THE DAMBAR PROTRUSION(S) SHALL NOT CAUSE THE LEAD WIDTH TO EXCEED 'F' MAXIMUM BY MORE THAN 0.003 IN. DAMBAR CAN NOT BE LOCATED ON THE LOWER RADIUS OR THE LEAD FOOT.
- 6 THESE DIMENSIONS APPLY TO THE FLAT SECTION OF THE LEAD BETWEEN 0.004 IN. AND 0.010 IN. FROM THE LEAD TIP.
- 7 'C1' IS DEFINED AS THE DISTANCE FROM THE SEATING PLANE TO THE LOWEST POINT OF THE PACKAGE BODY (BASE PLANE).



[Back to Packaging Index](#)

20-PIN CERAMIC LEADLESS SURFACE MOUNT ~ L PACKAGE SUFFIX

DIMENSIONS					
	INCHES		MILLIMETERS		NOTES
	MIN	MAX	MIN	MAX	
A	.060	.100	1.52	2.54	6
A1	.050	.088	1.27	2.24	
B1	.022	.028	0.56	0.71	1,3
B2	.072 REF.		1.83 REF.		
B3	.006	.022	0.15	0.56	8
D/E	.342	.358	8.69	9.09	
D1/E1	.200 BSC		5.08 BSC		
D2/E2	.100 BSC		2.54 BSC		
D3/E3	-	.358	-	9.09	4
L	.045	.055	1.14	1.40	
L1	.045	.055	1.14	1.40	
L2	.075	.095	1.90	2.41	5
L3	.003	.015	0.08	0.38	
N	20		20		2
ND/NE	5		5		2
e	.050 BSC		1.27 BSC		10



NOTES:

1. A MINIMUM CLEARANCE OF 0.015 IN. (0.38mm) SHALL BE MAINTAINED BETWEEN ADJACENT TE
2. 'N' IS THE MAXIMUM QUANTITY OF TERMINAL POSITIONS. 'ND' AND 'NE' ARE THE NUMBERS OF AND 'E' RESPECTIVELY.
3. ELECTRICAL CONNECTION TERMINALS ARE REQUIRED ON PLANE 1 AND OPTIONAL ON PLANE THEY SHALL BE ELECTRICALLY CONNECTED TO OPPOSING TERMINALS ON PLANE 1.
4. A MINIMUM CLEARANCE OR 0.015 IN. (0.38mm) SHALL BE MAINTAINED BETWEEN A METAL LID TERMINALS, METALLIZED CASTELLATIONS, ETC.) THE LID SHALL NOT EXTEND BEYOND THE E
5. THE INDEX FEATURE FOR NUMBER 1 TERMINAL IDENTIFICATION, OPTIONAL ORIENTATION OR AREA DEFINED BY DIMENSIONS 'B2' AND 'L2' ON PLANE 1.
6. DIMENSION 'A' CONTROLS THE OVERALL PACKAGE THICKNESS.
7. CONTROLLING DIMENSION: INCHES. MILLIMETERS SHOWN FOR REFERENCE ONLY.
8. CASTELLATIONS ARE REQUIRED ON BOTTOM TWO LAYERS. CASTELLATIONS IN THE TOP LAYE
9. WHEN SOLDER DIP LEAD FINISH APPLIES, SOLDER BUMP HEIGHT SHALL NOT EXCEED 0.007 INC NOT EXCEED 0.006 INCHES.
10. THE BASIC TERMINAL SPACING IS 0.050 INCHES BETWEEN CENTERLINES. EACH TERMINAL CEN INCHES OF ITS EXACT TRUE POSITION.




Mechanical Drawings

[Back to Packaging Index](#)

20-PIN PLASTIC PLCC SURFACE MOUNT~ Q PACKAGE SUFFIX

DIMENSIONS					
	INCHES		MILLIMETERS		NOTES
	MIN	MAX	MIN	MAX	
A	.385	.395	9.78	10.03	
A1	.350	.356	8.89	9.04	1
B	.013	.021	0.33	0.53	
C	.170	.180	4.32	4.57	
C1	.100	.110	2.54	2.79	
D	.050 BSC		1.27 BSC		2
E	.026	.032	0.66	0.81	
F	.020	-	0.51	-	3, 4
G	.290	.330	7.37	8.38	



NOTES:

1. 'A1' DOES NOT INCLUDE MOLD FLASH OR PROTRUSIONS. MOLD FLASH OR PROTRUSIONS SHALL NOT EXCEED 0.006 IN. PER SIDE.
2. THE BASIC LEAD SPACING IS 0.050 IN. BETWEEN CENTERLINES. EACH LEAD CENTERLINE SHALL LOCATED WITHIN ± 0.004 IN. OF ITS EXACT TRUE POSITION.
3. 'F' IS MEASURED FROM THE SEATING PLANE TO THE BASE PLANE.
4. LEADS SHALL BE COPLANAR WITHIN 0.004 IN. AT THE SEATING PLANE.
5. CONTROLLING DIMENSION: INCHES. MILLIMETERS SHOWN FOR REFERENCE ONLY.