



Integrated Device Technology, Inc.

20-BIT BUS SWITCH

IDT74FST163210
PRODUCT PREVIEW


FEATURES:

- Bus switches provide zero delay paths
- Extended commercial range of -40°C to $+85^{\circ}\text{C}$
- Low switch on-resistance:
- TTL-compatible input and output levels
- ESD >2000v per MIL-STD-883, Method 3015;
> 200V using machine model ($C = 200\text{pF}$, $R = 0$)
- Available in SSOP, TSSOP and TVSOP
- Hot insertion capability
- Very low power dissipation

DESCRIPTION:

The FST163210 belongs to IDT's family of Bus switches.

FUNCTIONAL BLOCK DIAGRAM



4245 drw 01

Bus switch devices perform the function of connecting or isolating two ports without providing any inherent current sink or source capability. They generate little or no noise of their own while providing a low resistance path for an external driver. These devices connect input and output ports through an n-channel FET. When the gate-to-source junction of this FET is adequately forward-biased, the device conducts and the resistance between input and output ports is small. Without adequate bias on the gate-to-source junction of the FET, the FET is turned off, therefore with no Vcc applied, the device has no insertion capability.

The low on-resistance and simplicity of the connection between input and output ports reduces the delay in this path to close to zero.

PIN CONFIGURATION

NC	1	48	1OE
1A1	2	47	2OE
1A2	3	46	1B1
1A3	4	45	1B2
1A4	5	44	1B3
1A5	6	43	1B4
1A6	7	42	1B5
GND	8	41	GND
1A7	9	40	1B6
1A8	10	39	1B7
1A9	11	38	1B8
1A10	12	SO48-1	1B9
2A1	13	SO48-2	1B10
2A2	14	SO48-3	2B1
Vcc	15	37	2B2
2A3	16	36	2B3
GND	17	32	GND
2A4	18	31	2B4
2A5	19	30	2B5
2A6	20	29	2B6
2A7	21	28	2B7
2A8	22	27	2B8
2A9	23	26	2B9
2A10	24	25	2B10

SSOP/TSSOP/TVSOP
TOP VIEW

4245 drw 02

PIN DESCRIPTION

Pin Names	I/O	Description
xAx	I/O	Bus A
xBx	I/O	Bus B
xOE	I	Switch Enable

4245 tbl 01

The IDT logo is a registered trademark of Integrated Device Technology, Inc.

COMMERCIAL TEMPERATURE RANGE

FUNCTION TABLE

1OE	2OE	1A, 1B	2A, 2B	Description
L	L	1A = 1B	2A = 2B	Connect
L	H	1A = 1B	Z	Bank 1 Connect
H	L	Z	2A = 2B	Bank 2 Connect
H	H	Z	Z	Disconnect

4245 tbl 02

ABSOLUTE MAXIMUM RATINGS⁽¹⁾

Symbol	Description	Max.	Unit
VTERM ⁽²⁾	Terminal Voltage with Respect to GND	-0.5 to +7.0	V
TSTG	Storage Temperature	-65 to +150	°C
IOUT	Maximum Continuous Channel Current	128	mA

4245 Ink 04

NOTES:

- Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
- Vcc, Control and Switch terminals

CAPACITANCE⁽¹⁾

Symbol	Parameter	Conditions⁽²⁾	Typ.	Unit
CIN	Control Input Capacitance		6	pF
Ci/O	Switch Input/Output Capacitance	Switch Off	12	pF

4245 Ink 03

NOTES:

1. Capacitance is characterized but not tested.

2. TA = 25°C, f = 1MHz, VN = 0V, VOUT = 0V

DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE

Following Condition Apply Unless Otherwise Specified:

Commercial: TA = -40°C to +85°C, VCC = 5.0V ±10%

Symbol	Parameter	Test Conditions	Min.	Typ.⁽¹⁾	Max.	Unit
VIH	Control Input HIGH Voltage	Guaranteed Logic HIGH Level	2.0	—	—	V
VIL	Control Input LOW Voltage	Guaranteed Logic LOW Level	—	—	0.8	V
IIH	Control Input HIGH Current	VCC = Max.	VI = VCC	—	±1	µA
IIL	Control Input LOW Current		VI = GND	—	±1	µA
IOZH	Current During Bus Switch DISCONNECT	VCC = Max., VO = 0 to 5V	—	—	±1	µA
IOZL			—	—	±1	µA
VIK	Clamp Diode Voltage	VCC = Min., IIN = -18mA	—	-0.7	-1.2	V
IOFF	Switch Power Off Leakage	VCC = 0V, VIN or VO ≤ 5.5V	—	—	±1	µA
ICC	Quiescent Power Supply Current	VCC = Max., VIN = GND or VCC	—	0.1	3	µA

4245 tbl 05

BUS SWITCH IMPEDANCE OVER OPERATING RANGE

Following Condition Apply Unless Otherwise Specified:

Commercial: TA = -40°C to +85°C, VCC = 5.0V ±10%

Symbol	Parameter	Test Conditions	Min.	Typ.⁽¹⁾	Max.	Unit
RON	Switch On Resistance ⁽²⁾	VCC = Min. VIN = 0.0V ION = 64mA	—	5	7	Ω
		VCC = Min. VIN = 0.0V ION = 30mA	—	5	7	Ω
		VCC = Min. VIN = 2.4V ION = 15mA	—	8	15	Ω
IOS	Short Circuit Current, A to B ⁽³⁾	A(B) = 0V, B(A) = VCC	100	—	—	mA

NOTES:

- Typical values are at VCC = 5.0V, +25°C ambient.
- The voltage drop between the indicated ports divided by the current through the switch.
- Not more than one output should be shorted at one time. Duration of the test should not exceed one second.

4245 tbl 06

POWER SUPPLY CHARACTERISTICS

Symbol	Parameter	Test Conditions ⁽¹⁾		Min.	Typ. ⁽²⁾	Max.	Unit
ΔI_{CC}	Quiescent Power Supply Current TTL Inputs HIGH	$V_{CC} = \text{Max.}$ $V_{IN} = 3.4V^{(3)}$		—	0.5	1.5	mA
I_{CCD}	Dynamic Power Supply Current ^(4,5)	$V_{CC} = \text{Max.}$ 1 Enable Pin Toggling 50% Duty Cycle		—	120	160	$\mu\text{A}/$ MHz/ Enable
I_C	Total Power Supply Current ⁽⁶⁾	$V_{CC} = \text{Max.}$ 1 Enable Pin Toggling $f_i = 10\text{MHz}$ 50% Duty Cycle		$V_{IN} = V_{CC}$ $V_{IN} = \text{GND}$	—	1.2	1.6
				$V_{IN} = 3.4$ $V_{IN} = \text{GND}$	—	1.5	2.4
		$V_{CC} = \text{Max.}$ 2 Enable Pins Toggling $f_i = 10\text{MHz}$ 50% Duty Cycle		$V_{IN} = V_{CC}$ $V_{IN} = \text{GND}$	—	2.4	3.2
				$V_{IN} = 3.4$ $V_{IN} = \text{GND}$	—	2.9	4.7

NOTES:

1. For conditions shown as Max. or Min., use appropriate value specified under Electrical Characteristics for the applicable device type.

$T_A = -40^\circ\text{C}$ to $+85^\circ\text{C}$

2. Typical values are at $V_{CC} = 5.0V$, $+25^\circ\text{C}$ ambient.

3. Per TTL driven input ($V_{IN} = 3.4V$). All other inputs at V_{CC} or GND. Switch inputs do not contribute to ΔI_{CC} .

4. This parameter represents the current required to switch the internal capacitance of the control inputs at the specified frequency. Switch inputs generate no significant power supply currents as they transition. This parameter is not directly testable, but is derived for use in Total Power Supply Calculations.

5. $CPD = I_{CCD}/V_{CC}$

CPD = Power Dissipation Capacitance

6. $I_C = I_{QUIESCENT} + I_{INPUTS} + I_{DYNAMIC}$

$I_C = I_{CC} + \Delta I_{CC} D_{HNT} + I_{CCD} (f_i N)$

I_{CC} = Quiescent Current

ΔI_{CC} = Power Supply Current for a TTL High Input ($V_{IN} = 3.4V$)

D_H = Duty Cycle for TTL Inputs High

N_T = Number of TTL Inputs at D_H

I_{CCD} = Dynamic Current Caused by an Input Transition Pair (HLH or LHL)

f_i = Control Input Frequency

N = Number of Control Inputs Toggling at f_i

4245 tbl 06

SWITCHING CHARACTERISTICS OVER OPERATING RANGE

Following Condition Apply Unless Otherwise Specified:

Commercial: $T_A = -40^\circ\text{C}$ to $+85^\circ\text{C}$, $V_{CC} = 5.0V \pm 10\%$

Symbol	Description ⁽¹⁾	$V_{CC} = 5V \pm 10\%$			$V_{CC} = 4.0V$	Unit
		Min.	Typ.	Max.	Max.	
t_{PLH}	Data Propagation Delay A to B, B to A ⁽²⁾	—	—	0.25	0.25	ns
t_{PHL}	Switch CONNECT Delay xOE to A or B	1.5	—	6.5	—	ns
t_{PZH}	Switch DISCONNECT Delay xOE to A or B	1.5	—	5.5	—	ns
t_{PLZ}	Switch DISCONNECT Delay xOE to A or B	—	1.5	—	—	pC
$ Q_{Cl} $	Charge Injection During Switch DISCONNECT, xOE to A or B ⁽³⁾	—	—	—	—	—

NOTES:

1. See test circuits and waveforms.

2. The bus switch contributes no Propagation Delay other than the RC Delay of the load interacting with the RC of the switch.


3. $|Q_{Cl}|$ is the charge injection for a single switch DISCONNECT and applies to either single switches or multiplexers.

$|Q_{Cl}|$ is the charge injection for a multiplexer as the multiplexed port switches from one path to another. Charge injection is reduced because the injection from the DISCONNECT of the first path is compensated by the CONNECT of the second path.

4245 tbl 07


TEST CIRCUITS AND WAVEFORMS

TEST CIRCUITS FOR ALL OUTPUTS



4245 Ink 03

PROPAGATION DELAY



4245 Ink 06

SWITCH POSITION


Test	Switch
Open Drain	Closed
Disable Low	
Enable Low	
All Other Tests	Open

4245 tab 08

DEFINITIONS:

CL = Load capacitance: includes jig and probe capacitance.
RT = Termination resistance: should be equal to Zout of the Pulse Generator

CHARGE INJECTION




4245 Ink 04

NOTES:


1. Select is used with multiplexers for measuring $|Q_{DCI}|$ during multiplexer select. During all other tests Enable is used.
2. Used with multiplexers to measure $|Q_{DCI}|$ only.
3. Charge Injection = $\Delta V_{OUT} \cdot CL$, with Enable toggling for $|Q_{CI}|$ or Select toggling for $|Q_{DCI}|$. ΔV_{OUT} is the change in V_{OUT} and is measured with a 10Ω probe.

PULSE WIDTH




4245 Ink 05

SET-UP, HOLD AND RELEASE TIMES



4245 Ink 07

ENABLE AND DISABLE TIMES




4245 Ink 08

NOTES:

1. Diagram shown for input Control Enable-LOW and input Control Disable HIGH
2. Pulse Generator for All Pulses: Rate $\leq 1.0\text{MHz}$; tF $\leq 2.5\text{ns}$; tR $\leq 2.5\text{ns}$

ORDERING INFORMATION






4245 drw 08



PACKAGE DIAGRAM OUTLINES

SSOP

REVISIONS				
DOC	REV	DESCRIPTION	DATE	APPROVED
17693	00	INITIAL RELEASE	07/15/90	A. FUNCELL
22377	01	REMOVE CHAMFER FROM PACKAGE	04/15/92	T. VU
27492	02	REDRAW TO JEDEC FORMAT	02/01/95	



SECTION A-A



TOLERANCES UNLESS SPECIFIED		Integrated Device Technology, Inc. 2975 Slander Way, Santa Clara, CA 95054	
DECIMAL	ANGULAR	PHONE: (408) 727-9118	FAX: (408) 492-9674
.000±	±		
.000±			
ROCKE			
APPROVALS	DATE	TITLE PV PACKAGE OUTLINE	
DRAWN <i>ad</i>	08/15/90	.300" BODY WIDTH SSOP	
CHECKED		.025" PITCH	
		SIZE	DRAWING NO.
		C	PSC-4029
		DO NOT SCALE DRAWING	
			REV 02

■ 4825771 0021981 OTO ■


112

PACKAGE DIAGRAM OUTLINES
SSOP (Continued)

REVISIONS				
DCN	REV	DESCRIPTION	DATE	APPROVED
17893	00	INITIAL RELEASE	07/15/90	A. FUNCELL
22377	01	REMOVE CHAMFER FROM PACKAGE	04/15/92	T. VU
27492	02	REDRAW TO JEDEC FORMAT	02/01/95	

DWG #			SO48-1			DWG #			SO56-1		
SYMBOL	JEDEC VARIATION			NOTE	JEDEC VARIATION			NOTE	JEDEC VARIATION		
	AA	AB	AC		AB	AC	AD		AE	AF	AI
L	MIN	NOM	MAX		MIN	NOM	MAX		MIN	NOM	MAX
A	.095	.102	.110		.095	.102	.110		.095	.102	.110
A1	.008	.012	.016		.008	.012	.016		.008	.012	.016
A2	.088	.090	.092		.088	.090	.092		.088	.090	.092
D	.620	.625	.630	4.5	.720	.725	.730	4.5	.720	.725	.730
E	.395	.405	.420	3	.395	.405	.420	3	.395	.405	.420
E1	.291	.295	.299	4.6	.291	.295	.299	4.6	.291	.295	.299
N	48				56				48		

LAND PATTERN DIMENSIONS



NOTES:

- 1 ALL DIMENSIONING AND TOLERANCING CONFORM TO ANSI Y14.5M-1982
- 2 DATUMS $-A-$ AND $-B-$ TO BE DETERMINED AT DATUM PLANE $-H-$
- 3 DIMENSION E TO BE DETERMINED AT SEATING PLANE $-C-$
- 4 DIMENSIONS D AND E1 ARE TO BE DETERMINED AT DATUM PLANE $-H-$
- 5 DIMENSION D DOES NOT INCLUDE MOLD FLASH, PROTRUSIONS OR GATE BURRS. MOLD FLASH, PROTRUSIONS AND GATE BURRS SHALL NOT EXCEED .006 PER SIDE
- 6 DIMENSION E1 DOES NOT INCLUDE INTERLEAD FLASH OR PROTRUSIONS. INTERLEAD FLASH OR PROTRUSIONS SHALL NOT EXCEED .015 PER SIDE
- 7 THESE DIMENSIONS APPLY TO THE FLAT SECTION OF THE LEAD BETWEEN .005 AND .010 FROM LEAD TIP
- 8 LEAD WIDTH DIMENSION DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION IS .004 IN EXCESS OF THE LEAD WIDTH DIMENSION AT MAXIMUM MATERIAL CONDITION. DAMBAR CANNOT BE LOCATED ON THE LOWER RADIUS OR THE FOOT
- 9 THE CHAMFER ON THE PACKAGE BODY IS OPTIONAL. IF IT IS NOT PRESENT, A VISUAL INDEX FEATURE MUST BE LOCATED WITHIN THE ZONE INDICATED
- 10 ALL DIMENSIONS ARE IN INCHES
- 11 THIS OUTLINE CONFORMS TO JEDEC PUBLICATION 95 REGISTRATION MO-118, VARIATION AA & AB

	MIN	MAX	MIN	MAX
P	.450	.458	.450	.458
P1	.282	.290	.282	.290
P2	.575 BSC		.675 BSC	
X	.010	.018	.010	.018
e	.025 BSC		.025 BSC	
N	48		56	

TOLERANCES UNLESS SPECIFIED		Integrated Device Technology, Inc. 2975 Sandier Way, Santa Clara, CA 95054 PHONE: (408) 727-8116 FAX: (408) 482-8874 TWX: 810-338-2070	
DECIMAL	ANGULAR		
.005	\pm		
.005			
.005			
APPROVALS		DATE	TITLE
DRAWN <i>ad</i>		06/15/90	PV PACKAGE OUTLINE
CHECKED			.30° BODY WIDTH SSOP
			.025° PITCH
SIZE		DRAWING NO.	REV
C		PSC-4029	02
DO NOT SCALE DRAWING			



■ 4825771 0021982 T37 ■

113




PACKAGE DIAGRAM OUTLINES

TSSOP

REVISIONS				
DCN	REV	DESCRIPTION	DATE	APPROVED
23757	00	INITIAL RELEASE	02/15/93	T. VU
26315	01	CHANGE DIMS A1 & A2	05/18/94	DG
25490	02	CHANGE DIM A1	07/21/94	T. VU
27494	03	REDRAW TO JEDEC FORMAT	03/06/95	



DETAIL B



SECTION A-A

TOLERANCES UNLESS SPECIFIED		Integrated Device Technology, Inc. 2975 Sandier Way, Santa Clara, CA 95054	
DECIMAL ANGULAR \pm		PHONE: (408) 727-6118 FAX: (408) 492-8674 TWX: 910-336-2070	
0004	0004	APPROVALS	DATE
0004	0004	DRAWN <i>dd</i>	01/15/93
0004	0004	CHECKED	
0004	0004	SIZE	DRAWING No.
0004	0004	C	PSC-4039
0004	0004	REV	
0004	0004	03	
DO NOT SCALE DRAWING			

■ 4825771 0021991 T4T ■

122

PACKAGE DIAGRAM OUTLINES

TSSOP (Continued)


DWG #			S048-2			DWG #			S056-2		
S Y M B O	JEDEC VARIATION			N O T E	JEDEC VARIATION			N O T E	JEDEC VARIATION		
	ED	EE	EE		MIN	NOM	MAX		MIN	NOM	MAX
A	—	—	1.10		—	—	1.10		—	—	1.10
A1	.05	—	.15		.05	—	.15		.05	—	.15
A2	.85	1.00	1.05		.85	1.00	1.05		.85	1.00	1.05
D	12.40	12.50	12.60	4,5	13.90	14.00	14.10	4,5	13.90	14.00	14.10
E	7.95	8.10	8.25	3	7.95	8.10	8.25	3	7.95	8.10	8.25
E1	6.00	6.10	6.20	4,6	6.00	6.10	6.20	4,6	6.00	6.10	6.20
N	48				56				56		

NOTES:

- 1 ALL DIMENSIONING AND TOLERANCING CONFORM TO ANSI Y14.5M-1982
- ⚠ DATUMS [-A-] AND [-B-] TO BE DETERMINED AT DATUM PLANE [-H-]
- ⚠ DIMENSION E TO BE DETERMINED AT SEATING PLANE [-C-]
- ⚠ DIMENSIONS D AND E1 ARE TO BE DETERMINED AT DATUM PLANE [-H-]
- ⚠ DIMENSION D DOES NOT INCLUDE MOLD FLASH, PROTRUSIONS OR GATE BURRS. MOLD FLASH, PROTRUSIONS OR GATE BURRS SHALL NOT EXCEED .15 mm PER SIDE
- ⚠ DIMENSION E1 DOES NOT INCLUDE INTERLEAD FLASH OR PROTRUSIONS. INTERLEAD FLASH OR PROTRUSIONS SHALL NOT EXCEED .25 mm PER SIDE
- ⚠ DETAIL OF PIN 1 IDENTIFIER IS OPTIONAL BUT MUST BE LOCATED WITHIN THE ZONE INDICATED
- ⚠ LEAD WIDTH DIMENSION DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION IS .08 mm IN EXCESS OF THE LEAD WIDTH DIMENSION AT MAXIMUM MATERIAL CONDITION. DAMBAR CANNOT BE LOCATED ON THE LOWER RADIUS OR THE FOOT
- ⚠ THESE DIMENSIONS APPLY TO THE FLAT SECTION OF THE LEAD BETWEEN .10 AND .25 mm FROM THE LEAD TIP
- 10 ALL DIMENSIONS ARE IN MILLIMETERS
- 11 THIS OUTLINE CONFORMS TO JEDEC PUBLICATION 95 REGISTRATION MO-153, VARIATION ED & EE

REVISIONS			
DCN	REV	DESCRIPTION	DATE APPROVED
23757	00	INITIAL RELEASE	02/15/93 T. YU
26315	01	CHANGE DIMS A1 & A2	05/18/94 DG
26490	02	CHANGE DIM A1	07/21/94 T. YU
27494	03	REDRAW TO JEDEC FORMAT	03/08/95

LAND PATTERN DIMENSIONS



	MIN	MAX	MIN	MAX
P	8.90	9.10	8.90	9.10
P1	5.90	6.10	5.90	6.10
P2	11.50	BSC	13.50	BSC
X	.30	.40	.30	.40
e	.50	BSC	.50	BSC
N	48		56	


TOLERANCES UNLESS SPECIFIED		Integrated Device Technology, Inc. 2975 Sandier Way, Santa Clara, CA 95054	
DECIMAL INCHES	ANGULAR DEGREES	PHONE: (408) 727-6118 FAX: (408) 482-8874 TWX: 910-338-2070	
± .004 .00256	± .004 .00256		
APPROVALS	DATE	TITLE PA PACKAGE OUTLINE 6.10 mm BODY WIDTH TSSOP .50 mm PITCH	
DRAWN <i>ad</i>	01/19/93		
CHECKED			
		SIZE	DRAWING No.
		C	PSC-4039
			REV 03
		DO NOT SCALE DRAWING	

■ 4825771 0021992 986 ■

123


TVSOP

The Most Compact Double Density Package




TVSOP Package	Typical Dimensions (in mm)			Area (mm ²)
	A	B	C	E
48 Pin	9.80	4.40	6.40	0.40
56 Pin	11.30	4.40	6.40	0.40
80 Pin	17.00	6.10	8.10	0.40
100 Pin	20.80	6.10	8.10	0.40

Double Density Packaging




**16.0 x 10.3 x 2.6 mm
pin pitch = 0.635 mm
Area = 164.8 mm²**



**12.5 x 8.1 x 1.1 mm
pin-pitch = 0.5 mm
Area = 101.3 mm²**



**9.8 x 6.4 x 1.1 mm
pin-pitch = 0.4 mm
Area = 62.7 mm²**



**18.4 x 10.3 x 2.6 mm
pin-pitch = 0.635 mm
Area = 189.5 mm²**



**14.0 x 8.1 x 1.1 mm
pin-pitch = 0.5 mm
Area = 113.4 mm²**



**11.3 x 6.4 x 1.1 mm
pin-pitch = 0.4 mm
Area = 72.3 mm²**

TVSOP	Area (mm ²)	% Smaller Than SSOP	% Smaller Than TSSOP
48 pin	63.00	61.9	38.0
56 pin	72.30	62.2	36.0