Advanced Micro Devices

Am27X2048

2 Megabit (131,072 x 16-Bit) CMOS ExpressROM™ Device

DISTINCTIVE CHARACTERISTICS

- As an OTP EPROM alternative:
 - Factory optimized programming
 - Fully tested and guaranteed
- As a Mask ROM alternative:
 - Shorter leadtime
 - Lower volume per code
- Fast access time
 - 100 ns
- Single +5 V power supply
- Compatible with JEDEC-approved EPROM pinout

- **■** ±10% power supply tolerance
- High noise immunity
- Low power dissipation
 - 100 µA maximum CMOS standby current
- Available in Plastic Dual In-Line Package (PDIP) and Plastic Leaded Chip Carrier (PLCC)
- Latch-up protected to 100 mA from −1 V to Vcc +1 V
- Versatile features for simple interfacing
 - Both CMOS and TTL input/output compatibility
 - Two line control functions

GENERAL DESCRIPTION

The Am27X2048 is a factory programmed and tested OTP EPROM. It is programmed after packaging prior to final test. Every device is rigorously tested under AC and DC operating conditions to your stable code. It is organized as 131,072 by 16 bits and is available in plastic dual in-line (PDIP) as well as plastic leaded chip carrier (PLCC) packages. ExpressROM devices provide a board-ready memory solution for medium to high volume codes with short leadtimes. This offers manufacturers a cost-effective and flexible alternative to OTP EPROMs and mask programmed ROMs.

Access times as fast as 100 ns allow operation with high-performance microprocessors with reduced WAIT states. The Am27X2048 offers separate Output Enable (OE) and Chip Enable (CE) controls, thus eliminating bus contention in a multiple bus microprocessor system.

AMD's CMOS process technology provides high speed, low power, and high noise immunity. Typical power consumption is only 125 mW in active mode, and 100 μ W in standby mode.

BLOCK DIAGRAM Data Outputs DQ0-DQ15 V_{CC} V_{SS} Œ Output Enable Output Chip Enable CF Butters Υ Υ Decoder Gating A0-A16 Address 2.097,152-Bit Inputs Decoder Cell Matrix

15653B-1

Publication# 15653 Rev. B Amendment/0 Issue Date: July 1993




PRODUCT SELECTOR GUIDE

Family Part No.	Am27X2048						
Ordering Part No:							
V _{CC} ±5%	-105	-125			-255		
V _{CC} ±10%	-100	-120	-150	-200			
Max Access Time (ns)	100	120	150	200	250		
CE (E) Access (ns)	100	120	150	200	250		
OE (G) Access (ns)	50	50	65	75	100		

CONNECTION DIAGRAMS

Top View



Note:

1. JEDEC nomenclature is in parentheses.

15653B-3

PIN DESIGNATIONS

A0-A16 = Address Inputs

CE (E) = Chip Enable Input


DQ0-DQ15 = Data Inputs/Outputs

DU = No External Connection (Do Not Use)

NC No Internal Connection OE (G) = Output Enable Input PGM (P) = Program Enable Input Vcc = Vcc Supply Voltage V_{PP} = Program Supply Voltage


= Ground V_{SS}

LOGIC SYMBOL



ORDERING INFORMATION Standard Products

AMD standard products are available in several packages and operating ranges. The ordering number (Valid Combination) is formed by a combination of:



Valid Comb	Valid Combinations					
AM27X2048-100						
AM27X2048-105						
AM27X2048-120						
AM27X2048-125	PC, JC, PI, JI					
AM27X2048-150]					
AM27X2048-200						
AM27X2048-255]					

Valid Combinations

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations and to check on newly released combinations.

FUNCTIONAL DESCRIPTION Read Mode

The Am27X2048 has two control functions, both of which must be logically satisfied in order to obtain data at the outputs. Chip Enable (\overline{CE}) is the power control and should be used for device selection. Output Enable (\overline{OE}) is the output control and should be used to gate data to the output pins, independent of device selection. Assuming that addresses are stable, address access time (tacc) is equal to the delay from \overline{CE} to output (tc.). Data is available at the outputs to after the falling edge of \overline{OE} , assuming that \overline{CE} has been LOW and addresses have been stable for at least tacc – toe.

Standby Mode

The Am27X2048 has a CMOS standby mode which reduces the maximum Vcc current to 100 μ A. It is placed in CMOS-standby when $\overline{\text{CE}}$ is at Vcc \pm 0.3 V. The Am27X2048 also has a TTL-standby mode which reduces the maximum Vcc current to 1.0 mA. It is placed in TTL-standby when $\overline{\text{CE}}$ is at V_{IH}. When in standby mode, the outputs are in a high-impedance state, independent of the $\overline{\text{OE}}$ input.

Output OR-Tieing

To accommodate multiple memory connections, a two-line control function is provided to allow for:

- Low memory power dissipation
- Assurance that output bus contention will not occur

It is recommended that \overline{CE} be decoded and used as the primary device-selecting function, while \overline{OE} be made a common connection to all devices in the array and connected to the READ line from the system control bus. This assures that all deselected memory devices are in their low-power standby mode and that the output pins are only active when data is desired from a particular memory device.

System Applications

During the switch between active and standby conditions, transient current peaks are produced on the rising and falling edges of Chip Enable. The magnitude of these transient current peaks is dependent on the output capacitance loading of the device. At a minimum, a 0.1 μF ceramic capacitor (high frequency, low inherent inductance) should be used on each device between Vcc and Vss to minimize transient effects. In addition, to overcome the voltage drop caused by the inductive effects of the printed circuit board traces on ExpressROM device arrays, a 4.7 μF bulk electrolytic capacitor should be used between Vcc and Vss for each eight devices. The location of the capacitor should be close to where the power supply is connected to the array.

MODE SELECT TABLE

Mode Pins	CE	ŌE	PGM	V _{PP}	Outputs
Read	VIL	VIL	x	X	DOUT
Output Disable	Х	ViH	×	Х	Hi-Z
Standby (TTL)	ViH	Х	Х	Х	Hi-Z
Standby (CMOS)	Vcc ± 0.3 V	Х	Х	Х	Hi-Z

Note:

1. X = Either VIH or VIL

ABSOLUTE MAXIMUM RATINGS

Storage Temperature OTP Products65°C to +125°C All Other Products65°C to +150°C
Ambient Temperature with Power Applied55°C to +125°C
Voltage with Respect to V_{SS} All pins except V_{CC} -0.6 V to V_{CC} + 0.6 V
Vcc0.6 V to +7.0 V

Note:

 Minimum DC voltage on input or I/O pins is -0.5 V. During transitions, the inputs may overshoot V_{SS} to -2.0 V for periods of up to 20 ns. Maximum DC voltage on input and I/O pins is V_{CC} +0.5 V which may overshoot to V_{CC} +2.0 V for periods up to 20 ns.

Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure of the device to absolute maximum rating conditions for extended periods may affect device reliability.

OPERATING RANGES

Commercial (C) Devices
Case Temperature (Tc) 0°C to +70°C
Industrial (I) Devices
Case Temperature (Tc)40°C to +85°C
Supply Read Voltages
Vcc for Am27X2048-XX5 +4.75 V to +5.25 V
Vcc for Am27X2048-XX0 +4.50 V to +5.50 V

Operating ranges define those limits between which the functionality of the device is guaranteed.



DC CHARACTERISTICS over operating range unless otherwise specified (Notes 1, 2 and 4)

Parameter Symbol	Parameter Description	Test Conditions	Min	Max	Unit
VoH	Output HIGH Voltage	l _{OH} = 400 μA	2.4		٧
Vol	Output LOW Voltage	I _{OL} = 2.1 mA		0.45	V
V _{IH}	Input HIGH Voltage		2.0	V _{CC} + 0.5	٧
VIL	Input LOW Voltage		-0.5	+0.8	٧
lu	Input Load Current	V _{IN} = 0 V to +V _{CC}		1.0	μА
lLO	Output Leakage Current	V _{OUT} = 0 V to +V _{CC}		5.0	μА
I _{CC1}	V _{CC} Active Current (Note 3)	CE = V _{IL} , f = 5 MHz, lout = 0 mA		50	mA
lcc2	V _{CC} TTL Standby Current	CE = VIH		1.0	mA
Icca	V _{CC} CMOS Standby Current	CE = V _{CC} ± 0.3 V		100	μА

Notes:

- 1. V_{CC} must be applied simultaneously or before V_{PP}, and removed simultaneously or after V_{PP}.
- 2. Caution: The Am27X2048 must not be removed from (or inserted into) a socket when V_{CC} or V_{PP} is applied.
- 3. I_{CC1} is tested with $\overline{OE} = V_{IH}$ to simulate open outputs.
- Minimum DC Input Voltage is −0.5 V. During transitions, the inputs may overshoot to −2.0 V for periods less than 20 ns.
 Maximum DC Voltage on output pins is V_{CC} + 0.5 V, which may overshoot to V_{CC} + 2.0 V for periods less than 20 ns.




Figure 1. Typical Supply Current vs. Frequency Vcc = 5.5 V, T = 25°C




Figure 2. Typical Supply Current vs. Temperature Vcc = 5.5 V, f = 5 MHz

CAPACITANCE

Parameter			PD	PD 040		PL 044	
Symbol	Parameter Description	Test Conditions	Тур	Max	Тур	Max	Unit
Cin	Input Capacitance	V _{IN} = 0 V	10	12	7	10	рF
Соит	Output Capacitance	V _{OUT} = 0 V	12	15	12	14	ρF

Notes:

- 1. This parameter is only sampled and not 100% tested.
- 2. $T_A = +25^{\circ}C$, f = 1 MHz.

SWITCHING CHARACTERISTICS over operating range unless otherwise specified (Notes 1, 3, and 4)

	ameter				Am27X2048					
JEDEC	mbols Standard	Parameter Description	Test Conditions		-100 -105	-120 -125	-150	-200	-255	Unit
tavqv	tacc	Address to Output Delay	CE ≃ OE = ViL	Min Max	<u> </u>	- <u></u>	150	 200	<u></u>	ns
tELQV	tCE	Chip Enable to Output Delay	ÖE = VIL	Min Max	100	<u> </u>	 150	200	 250	ns
tGLQV	toe	Output Enable to Output Delay	CE = VIL	Min Max	<u></u> 50	<u> </u>	 55	 60	<u></u> 75	ns
tehaz tghaz	tDF (Note 2)	Chip Enable HIGH or Output Enable HIGH, whichever comes first, to Output Float		Min Max	30	0 30	0 30	0 40	0 60	ns
taxox	tон	Output Hold from Addresses, CE, or OE, whichever occurred first		Min Max	0	<u> </u>	0	<u> </u>	0	ns

Notes:

- 1. V_{CC} must be applied simultaneously or before V_{PP} , and removed simultaneously or after V_{PP} .
- 2. This parameter is only sampled and not 100% tested.
- 3. Caution: The Am27X2048 must not be removed from (or inserted into) a socket or board when VPP or VCC is applied.
- 4. Output Load: 1 TTL gate and CL = 100 pF


Input Rise and Fall Times: 20 ns

Input Pulse Levels: 0.45 V to 2.4 V


Timing Measurement Reference Level: 0.8 V and 2 V for inputs and outputs



SWITCHING TEST CIRCUIT




SWITCHING TEST WAVEFORM




AC Testing: Inputs are driven at 2.4 V for a Logic "1" and 0.45 V for a Logic "0." Input pulse rise and fall times are ≤ 20 ns.

KEY TO SWITCHING WAVEFORMS



KS000010

SWITCHING WAVEFORMS



- 1. \overrightarrow{OE} may be delayed up to tACC tOE after the falling edge of the addresses without impact on tACC.
- 2. tpr is specified from \overline{OE} or \overline{CE} , whichever occurs first.