



HD74LS73A • Dual J-K Flip-Flops (with Clear)

■ BLOCK DIAGRAM (1/2)



■ PIN ARRANGEMENT



■ FUNCTION TABLE

Inputs				Outputs	
Clear	Clock	J	K	Q	\bar{Q}
L	X	X	X	L	H
H	↓	L	L	Q_0	\bar{Q}_0
H	↓	H	L	H	L
H	↓	L	H	L	H
H	↓	H	H	Toggle	
H	H	X	X	Q_0	\bar{Q}_0

Notes) H; high level, L; low level, X; irrelevant

↓; transition from high to low level

Q_0 ; level of Q before the indicated steady-state input conditions were established.

\bar{Q}_0 ; complement of Q_0 or level of Q before the indicated steady-state input conditions were established.

Toggle; each output changes to the complement of its previous level on each active transition indicated by ↓.

■ RECOMMENDED OPERATING CONDITION

Item	Symbol	min	typ	max	Unit
Clock frequency	f_{clock}	0	—	30	MHz
Pulse width	t_w	20	—	—	ns
Setup time	t_{su}	25	—	—	
"H" Data		20↓	—	—	ns
"L" Data		20↓	—	—	
Hold time	t_h	0↓	—	—	ns

Note) ↓; The arrow indicates the falling edge.

■ TIMING DEFINITION

