

### DESCRIPTION

The HY628400/HY628400-I is a high-speed, low power and 4M bits CMOS SRAM organized as 524,288 words by 8 bits. The HY628400/HY628400-I uses Hyundai's high performance twin tub CMOS process technology and was designed for high-speed and low power circuit technology. It is particularly well suited for used in high-density and low power system applications. This device has a data retention mode that guarantees data to remain valid at the minimum power supply voltage of 2.0V.

### FEATURES


- Fully static operation and Tri-state outputs
- TTL compatible inputs and outputs
- Low power consumption
- Battery backup(L/LL-part)
  - 2.0V(min) data retention
- Standard pin configuration
  - 32pin 600mil PDIP
  - 32pin 525mil SOP
  - 32pin 400mil TSOP-II
 (Standard and Reversed)

Product No.	Voltage (V)	Speed (ns)	Operation Current(mA)	Standby Current(uA)			Temperature (°C)
				L	LL		
HY628400	5.0	55/70/85	10	1mA	100	30	0~70(Normal)
HY628400-I	5.0	55/70/85	10	-	100	50	-40~85(E.T.)

Note 1. E.T. : Extended Temperature, Normal : Normal Temperature

2. Current value is max.


### PIN CONNECTION



### PIN DESCRIPTION

Pin Name	Pin Function
/CS	Chip Select
/WE	Write Enable
/OE	Output Enable
A0 ~ A18	Address Input
I/O1 ~ I/O8	Data Input/Output
Vcc	Power(5.0V)
Vss	Ground

### BLOCK DIAGRAM



**ORDERING INFORMATION**

Part No.	Speed	Power	Temp	Package
HY628400P	55/70/85			PDIP
HY628400LP	55/70/85	L-part		PDIP
HY628400LLP	55/70/85	LL-part		PDIP
HY628400G	55/70/85			SOP
HY628400LG	55/70/85	L-part		SOP
HY628400LLG	55/70/85	LL-part		SOP
HY628400T1	55/70/85			TSOP-I(Standard)
HY628400LT1	55/70/85	L-part		TSOP-I(Standard)
HY628400LLT1	55/70/85	LL-part		TSOP-I(Standard)
HY628400R1	55/70/85			TSOP-I(Reversed)
HY628400LR1	55/70/85	L-part		TSOP-I(Reversed)
HY628400LLR1	55/70/85	LL-part		TSOP-I(Reversed)
HY628400LP-I	55/70/85	L-part	E.T.	PDIP
HY628400LLP-I	55/70/85	LL-part	E.T.	PDIP
HY628400LG-I	55/70/85	L-part	E.T.	SOP
HY628400LLG-I	55/70/85	LL-part	E.T.	SOP
HY628400LT1-I	55/70/85	L-part	E.T.	TSOP-I(Standard)
HY628400LLT1-I	55/70/85	LL-part	E.T.	TSOP-I(Standard)
HY628400LR1-I	55/70/85	L-part	E.T.	TSOP-I(Reversed)
HY628400LLR1-I	55/70/85	LL-part	E.T.	TSOP-I(Reversed)

**ABSOLUTE MAXIMUM RATING (1)**

Symbol	Parameter	Rating	Unit	Remark
V <sub>CC</sub> , V <sub>IN</sub> , V <sub>OUT</sub>	Power Supply, Input/Output Voltage	-0.5 to 7.0	V	
T <sub>A</sub>	Operating Temperature	0 to 70	°C	HY628400
		-40 to 85	°C	HY628400-I
T <sub>STG</sub>	Storage Temperature	-65 to 125	°C	
P <sub>D</sub>	Power Dissipation	1.0	W	
I <sub>OUT</sub>	Data Output Current	50	mA	
T <sub>SD</sub> LEADER	Lead Soldering Temperature & Time	260•10	°C•sec	

Note

- Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is stress rating only and the functional operation of the device under these or any other conditions above those indicated in the operation of this specification is not implied. Exposure to the absolute maximum rating conditions for extended period may affect reliability.

**RECOMMENDED DC OPERATING CONDITION**

T<sub>A</sub>=0°C to 70°C(Normal)/-40°C to 85°C(E.T.)

Symbol	Parameter	Min.	Typ.	Max.	Unit
V <sub>CC</sub>	Supply Voltage	4.5	5.0	5.5	V
V <sub>SS</sub>	Ground	0	0	0	V
V <sub>IH</sub>	Input High Voltage	2.2	-	V <sub>CC</sub> +0.5	V
V <sub>IL</sub>	Input Low Voltage	-0.5(1)	-	0.8	V

Note :

- V<sub>IL</sub> = -3.0V for pulse width less than 30ns

**TRUTH TABLE**

/CS1	/WE	/OE	MODE	I/O OPERATION
H	X	X	Standby	High-Z
L	H	H	Output Disabled	High-Z
L	H	L	Read	Data Out
L	L	X	Write	Data In

Note :

1. H=V<sub>IH</sub>, L=V<sub>IL</sub>, X=don't care.

**DC ELECTRICAL CHARACTERISTICS**

V<sub>CC</sub> = 5.0V ±10%, T<sub>A</sub> = 0°C to 70°C(Normal)/ -40°C to 85°C(E.T.) unless otherwise specified

Symbol	Parameter		Test Condition	Min.	Typ.	Max.	Unit
I <sub>LI</sub>	Input Leakage Current		V <sub>SS</sub> ≤ V <sub>IN</sub> ≤ V <sub>CC</sub>	-1	-	1	uA
I <sub>LO</sub>	Output Leakage Current		V <sub>SS</sub> ≤ V <sub>OUT</sub> ≤ V <sub>CC</sub> , /CS = V <sub>IH</sub> or /OE = V <sub>IH</sub> or /WE = V <sub>IL</sub>	-1	-	1	uA
I <sub>CC</sub>	Operating Power Supply Current		/CS = V <sub>IL</sub> , V <sub>IN</sub> = V <sub>IH</sub> or V <sub>IL</sub> , I <sub>I/O</sub> = 0mA	-	5	10	mA
I <sub>CC1</sub>	Average Operating Current		/CS = V <sub>IL</sub> Min Duty Cycle = 100%, I <sub>I/O</sub> = 0mA	-	50	70	mA
I <sub>SB</sub>	TTL Standby Current (TTL Input)		/CS = V <sub>IH</sub>	-	0.4	2	mA
I <sub>SB1</sub>	Standby Current (CMOS Input)	HY628100A	/CS ≥ V <sub>CC</sub> - 0.2V	-	-	1	mA
				L	-	100	uA
		LL		-	30	uA	
		L		-	100	uA	
		LL		-	50	uA	
V <sub>OL</sub>	Output Low Voltage		I <sub>OL</sub> = 2.1mA	-	-	0.4	V
V <sub>OH</sub>	Output High Voltage		I <sub>OH</sub> = -1mA	2.4	-	-	V

Note : Typical values are at V<sub>CC</sub> = 5.0V, T<sub>A</sub> = 25°C

Low Power Dissipation SRAM(5.0V)

**AC CHARACTERISTICS**

V<sub>CC</sub> = 5.0V ±10%, T<sub>A</sub> = 0°C to 70°C(Normal)/ -40°C to 85°C(E.T.) unless otherwise specified


#	Symbol	Parameter	-55		-70		-85		Unit
			Min.	Max.	Min.	Max.	Min	Max.	
<b>READ CYCLE</b>									
1	t <sub>RC</sub>	Read Cycle Time	55	-	70	-	85	-	ns
2	t <sub>AA</sub>	Address Access Time	-	55	-	70	-	85	ns
3	t <sub>ACS</sub>	Chip Select Access Time	-	55	-	70	-	85	ns
4	t <sub>OE</sub>	Output Enable to Output Valid	-	25	-	35	-	45	ns
5	t <sub>CLZ</sub>	Chip Select to Output in Low Z	10	-	10	-	10	-	ns
6	t <sub>OLZ</sub>	Output Enable to Output in Low Z	5	-	5	-	5	-	ns
7	t <sub>CHZ</sub>	Chip Deselection to Output in High Z	0	20	0	25	0	30	ns
8	t <sub>OHZ</sub>	Out Disable to Output in High Z	0	20	0	25	0	30	ns
9	t <sub>OH</sub>	Output Hold from Address Change	10	-	10	-	10	-	ns
<b>WRITE CYCLE</b>									
10	t <sub>WC</sub>	Write Cycle Time	55	-	70	-	85	-	ns
11	t <sub>CW</sub>	Chip Selection to End of Write	45	-	60	-	70	-	ns
12	t <sub>AW</sub>	Address Valid to End of Write	45	-	60	-	70	-	ns
13	t <sub>AS</sub>	Address Set-up Time	0	-	0	-	0	-	ns
14	t <sub>WP</sub>	Write Pulse Width	40	-	50	-	55	-	ns
15	t <sub>WR</sub>	Write Recovery Time	0	-	0	-	0	-	ns
16	t <sub>WHZ</sub>	Write to Output in High Z	0	20	0	25	0	30	ns
17	t <sub>DW</sub>	Data to Write Time Overlap	25	-	30	-	35	-	ns
18	t <sub>DH</sub>	Data Hold from Write Time	0	-	0	-	0	-	ns
19	t <sub>OW</sub>	Output Active from End of Write	5	-	5	-	5	-	ns

**AC TEST CONDITIONS**

T<sub>A</sub> = 0°C to 70°C(Normal) / -40°C to 85°C(E.T.) unless otherwise specified

PARAMETER	Value
Input Pulse Level	0.8V to 2.4V
Input Rise and Fall Time	5ns
Input and Output Timing Reference Level	1.5V
Output Load	CL = 100pF + 1TTL Load

**AC TEST LOADS**



Note : Including jig and scope capacitance

**CAPACITANCE**


Temp = 25°C, f = 1.0MHz

Symbol	Parameter	Condition	Max.	Unit
C <sub>IN</sub>	Input Capacitance	V <sub>IN</sub> = 0V	6	pF
C <sub>OUT</sub>	Output Capacitance	V <sub>I/O</sub> = 0V	8	pF

Note : This parameter is sampled and not 100% tested

**TIMING DIAGRAM**


**READ CYCLE 1**



Note(READ CYCLE):

1. tCHZ and tOHZ are defined as the time at which the outputs achieve the open circuit conditions and are not referenced to output voltage levels
2. At any given temperature and voltage condition, tCHZ max. is less than tCLZ min. both for a given device and from device to device.
3. /WE is high for the read cycle.

**READ CYCLE 2**




Note(READ CYCLE):


1. /WE is high for the read cycle.
2. Device is continuously selected /CS = V<sub>IL</sub>
3. /OE = V<sub>IL</sub>.

Low Power Dissipation SRAM(5.0V)

WRITE CYCLE 1(OE Clocked)



**WRITE CYCLE 2 (/OE Low Fixed)**



**Notes(WRITE CYCLE):**

1. A write occurs during the overlap of a low /CS and low /WE. A write begins at the latest transition among /CS going low /WE going low: A write end at the earliest transition among /CS going high and /WE going high. tWP is measured from the beginning of write to the end of write.
2. tCW is measured from the later of /CS going low to the end of write .
3. tAS is measured from the address valid to the beginning of write.
4. tWR is measured from the end of write to the address change.
5. If /OE and /WE are in the read mode during this period, and the I/O pins are in the output low-Z state. Inputs of opposite phase of the output must not be applied because bus contention can occur.
6. If /CS goes low simultaneously with /WE going low, the outputs remain in high impedance state.
7. Dout is the read data of the new address.
8. When /CS is low, I/O pins are in the output state. The input signals in the opposite phase leading to the outputs should not be applied.

Low Power Dissipation SRAM(5.0V)

**DATA RETENTION ELECTRIC CHARACTERISTIC**


TA=0°C to 70°C(Normal)/-40°C to 85°C(E.T.)

Symbol	Parameter	Test Condition	Min	Typ	Max	Unit		
VDR	Vcc for Data Retention	/CS ≥ Vcc - 0.2V Vss ≤ VIN ≤ Vcc	2.0	-	-	V		
ICCDR	Data Retention Current	HY628400	Vcc = 3.0V, /CS ≥ Vcc - 0.2V	L	-	50	uA	
			LL	-	-	15	uA	
		HY628400-I	Vss ≤ VIN ≤ Vcc	L	-	-	50	uA
			LL	-	-	25	uA	
tCDR	Chip Deselect to Data Retention Time		0	-	-	ns		
tR	Operating Recovery Time		tRC(2)	-	-	ns		

Notes:

1. Typical values are at the condition of TA = 25°C.
2. tRC is read cycle time.

**DATA RETENTION TIMING DIAGRAM**




**RELIABILITY SPEC.**

TEST MODE		TEST SPEC.
ESD	HBM	≥ 2000V
	MM	≥ 250V
LATCH - UP		≤ -100mA
		≥ 100mA




**PACKAGE INFORMATION**

32pin 600mil Plastic Dual In Line Package(P)



32pin 525mil Small Outline Package(G)



Low Power Dissipation SRAM(5.0V)

