

# AC825 • ACT825 • AC826 • ACT826

## 54AC/74AC825 • 54ACT/74ACT825 54AC/74AC826 • 54ACT/74ACT826

### 8-Bit D-Type Flip-Flop

#### Description

The 'AC/'ACT825 and 'AC/'ACT826 are 8-bit buffered registers. They have Clock Enable and Clear features which are ideal for parity bus interfacing in high performance microprogramming systems. Also included are multiple enables that allow multi-use control of the interface.


The 'AC/'ACT825 has noninverting outputs; the 'AC/'ACT826 has inverting outputs.

The 'AC/'ACT825 is fully compatible with AMD's AM29825.

- Outputs Source/Sink 24 mA
- Inputs and Outputs are on Opposite Sides
- 'ACT825 and 'ACT826 have TTL-Compatible Inputs

Ordering Code: See Section 6

#### Logic Symbol ('AC/'ACT825)\*




\*The 'AC/'ACT826 has inverting outputs.


#### Pin Names

|                                      |                            |
|--------------------------------------|----------------------------|
| $D_0 - D_7$                          | Data Inputs                |
| $O_0 - O_7$                          | Data Outputs ('AC/'ACT825) |
| $\bar{O}_0 - \bar{O}_7$              | Data Outputs ('AC/'ACT826) |
| $\bar{OE}_1, \bar{OE}_2, \bar{OE}_3$ | Output Enables             |
| EN                                   | Clock Enable               |
| $\bar{CLR}$                          | Clear                      |
| CP                                   | Clock Input                |

#### Connection Diagrams



Pin Assignment  
for DIP, Flatpak and SOIC



Pin Assignment  
for LCC

## Functional Description

The 'AC/ACT825 and 'AC/ACT826 consist of eight D-type edge-triggered flip-flops. These devices have 3-state outputs for bus systems, organized in a broadside pinning. In addition to the clock and output enable pins, the buffered clock (CP) and buffered Output Enable ( $\overline{OE}$ ) are common to all flip-flops. The flip-flops will store the state of their individual D inputs that meet the setup and hold time requirements on the LOW-to-HIGH CP transition. With  $\overline{OE}_1$ ,  $\overline{OE}_2$  and  $\overline{OE}_3$  LOW, the contents of the flip-flops are available at the outputs. When one of  $\overline{OE}_1$ ,  $\overline{OE}_2$  or  $\overline{OE}_3$  is HIGH, the outputs go to the high impedance state.

Operation of the  $\overline{OE}$  input does not affect the state of the flip-flops. The 'AC/ACT825 and 'AC/ACT826 have Clear ( $\overline{CLR}$ ) and Clock Enable ( $\overline{EN}$ ) pins. These pins are ideal for parity bus interfacing in high performance systems.

When  $\overline{CLR}$  is LOW and  $\overline{OE}$  is LOW, the outputs are LOW. When  $\overline{CLR}$  is HIGH, data can be entered into the flip-flops. When  $\overline{EN}$  is LOW, data on the inputs is transferred to the outputs on the LOW-to-HIGH clock transition. When  $\overline{EN}$  is HIGH, the outputs do not change state, regardless of the data or clock input transitions.


**Function Table**

| Inputs          |                  |                 |              |    | Internal | Outputs  |                       | Function |
|-----------------|------------------|-----------------|--------------|----|----------|----------|-----------------------|----------|
| $\overline{OE}$ | $\overline{CLR}$ | $\overline{EN}$ | CP           | Dn | Q        | O ('825) | $\overline{O}$ ('826) |          |
| H               | X                | L               | $\downarrow$ | L  | L        | Z        | Z                     | High Z   |
| H               | X                | L               | $\downarrow$ | H  | H        | Z        | Z                     | High Z   |
| H               | L                | X               | X            | X  | L        | Z        | Z                     | Clear    |
| L               | L                | X               | X            | X  | L        | L        | L                     | Clear    |
| H               | H                | H               | X            | X  | NC       | Z        | Z                     | Hold     |
| L               | H                | H               | X            | X  | NC       | NC       | NC                    | Hold     |
| H               | H                | L               | $\downarrow$ | L  | L        | Z        | Z                     | Load     |
| H               | H                | L               | $\downarrow$ | H  | H        | Z        | Z                     | Load     |
| L               | H                | L               | $\downarrow$ | L  | L        | L        | H                     | Load     |
| L               | H                | L               | $\downarrow$ | H  | H        | H        | L                     | Load     |

H = HIGH Voltage Level  
 L = LOW Voltage Level  
 X = Immaterial  
 Z = High Impedance  
 $\downarrow$  = LOW-to-HIGH Transition  
 NC = No Change

# AC825 • ACT825 • AC826 • ACT826

## Logic Diagram ('AC'/ACT825)



Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays. The 'AC'/ACT826 also has the same logic diagram with inverting outputs.

## DC Characteristics (unless otherwise specified)

| Symbol    | Parameter  | 54AC/ACT | 74AC/ACT | Units   | Conditions  |
|-----------|--|----------|----------|---------|---|
| $I_{CC}$  | Maximum Quiescent Supply Current                 | 160      | 80       | $\mu A$ | $V_{IN} = V_{CC}$ or Ground,<br>$V_{CC} = 5.5 V$ ,<br>$T_A = \text{Worst Case}$ |
| $I_{CC}$  | Maximum Quiescent Supply Current                 | 8.0      | 8.0      | $\mu A$ | $V_{IN} = V_{CC}$ or Ground,<br>$V_{CC} = 5.5 V$ ,<br>$T_A = 25^\circ C$        |
| $I_{CCT}$ | Maximum Additional $I_{CC}$ /Input ('ACT825/826) | 1.6      | 1.5      | mA      | $V_{IN} = V_{CC} - 2.1 V$<br>$V_{CC} = 5.5 V$ ,<br>$T_A = \text{Worst Case}$    |

AC Characteristics

| Symbol           | Parameter                                   | Vcc*<br>(V) | 74AC                     |     |     | 54AC                                  |     | 74AC                                 |     | Units | Fig. No. |
|------------------|---|-------------|--------------------------|-----|-----|---------------------------------------|-----|--------------------------------------|-----|-------|----------|
|                  |   |             | TA = +25°C<br>CL = 50 pF |     |     | TA = -55°C<br>to +125°C<br>CL = 50 pF |     | TA = -40°C<br>to +85°C<br>CL = 50 pF |     |       |          |
|                  |   |             | Min                      | Typ | Max | Min                                   | Max | Min                                  | Max |       |          |
| f <sub>max</sub> | Maximum Clock Frequency                     | 3.3<br>5.0  | 100<br>125               |     |     |                                       |     |                                      |     | MHz   | 3-3      |
| t <sub>PLH</sub> | Propagation Delay<br>CP to O <sub>n</sub>   | 3.3<br>5.0  | 9.0<br>6.5               |     |     |                                       |     |                                      |     | ns    | 3-6      |
| t <sub>PHL</sub> | Propagation Delay<br>CP to O <sub>n</sub>   | 3.3<br>5.0  | 9.0<br>6.5               |     |     |                                       |     |                                      |     | ns    | 3-6      |
| t <sub>PHL</sub> | Propagation Delay<br>CLR to O <sub>n</sub>  | 3.3<br>5.0  | 14.5<br>10.5             |     |     |                                       |     |                                      |     | ns    | 3-6      |
| t <sub>PZH</sub> | Output Enable Time<br>OE to O <sub>n</sub>  | 3.3<br>5.0  | 9.0<br>6.0               |     |     |                                       |     |                                      |     | ns    | 3-7      |
| t <sub>PZL</sub> | Output Enable Time<br>OE to O <sub>n</sub>  | 3.3<br>5.0  | 9.5<br>6.5               |     |     |                                       |     |                                      |     | ns    | 3-8      |
| t <sub>PHZ</sub> | Output Disable Time<br>OE to O <sub>n</sub> | 3.3<br>5.0  | 12.5<br>8.5              |     |     |                                       |     |                                      |     | ns    | 3-7      |
| t <sub>PLZ</sub> | Output Disable Time<br>OE to O <sub>n</sub> | 3.3<br>5.0  | 12.0<br>7.5              |     |     |                                       |     |                                      |     | ns    | 3-8      |

\*Voltage Range 3.3 is 3.3 V ± 0.3 V  
Voltage Range 5.0 is 5.0 V ± 0.5 V

Military parameters given herein are for general references only. For current military specifications and subgroup testing information please request Fairchild's Table I data sheet from your Fairchild sales engineer or account representative.

# AC825 • ACT825 • AC826 • ACT826

## AC Operating Requirements

| Symbol | Parameter                              | Vcc*<br>(V) | 74AC                     |                    | 54AC                                  | 74AC                                 |  | Units | Fig. No. |
|--------|--|-------------|--------------------------|--------------------|---------------------------------------|--------------------------------------|--|-------|----------|
|        |  |             | TA = +25°C<br>CL = 50 pF |                    | TA = -55°C<br>to +125°C<br>CL = 50 pF | TA = -40°C<br>to +85°C<br>CL = 50 pF |  |       |          |
|        |  |             | Typ                      | Guaranteed Minimum |                                       |                                      |  |       |          |
| ts     | Setup Time,<br>HIGH or LOW<br>Dn to CP | 3.3<br>5.0  | 3.0<br>2.0               |                    |                                       |                                      |  | ns    | 3-9      |
| th     | Hold Time, HIGH or LOW<br>Dn to CP     | 3.3<br>5.0  | 2.0<br>1.5               |                    |                                       |                                      |  | ns    | 3-9      |
| ts     | Setup Time,<br>HIGH or LOW<br>EN to CP | 3.3<br>5.0  | 3.0<br>2.0               |                    |                                       |                                      |  | ns    | 3-9      |
| th     | Hold Time, HIGH or LOW<br>EN to CP     | 3.3<br>5.0  | 2.0<br>1.5               |                    |                                       |                                      |  | ns    | 3-9      |
| tw     | CP Pulse Width<br>HIGH or LOW          | 3.3<br>5.0  | 3.5<br>2.5               |                    |                                       |                                      |  | ns    | 3-6      |
| tw     | CLR Pulse Width, LOW                   | 3.3<br>5.0  | 5.0<br>3.5               |                    |                                       |                                      |  | ns    | 3-6      |
| trec   | CLR to CP Recovery<br>Time             | 3.3<br>5.0  | 2.0<br>1.5               |                    |                                       |                                      |  | ns    | 3-9      |

\*Voltage Range 3.3 is 3.3 V ± 0.3 V  
Voltage Range 5.0 is 5.0 V ± 0.5 V

Military parameters given herein are for general references only. For current military specifications and subgroup testing information please request Fairchild's Table I data sheet from your Fairchild sales engineer or account representative.

**AC Characteristics**

| Symbol           | Parameter                                   | Vcc*<br>(V) | 74ACT                    |      |     | 54ACT                                 |     | 74ACT                                |     | Units | Fig. No. |
|------------------|---|-------------|--------------------------|------|-----|---------------------------------------|-----|--------------------------------------|-----|-------|----------|
|                  |   |             | TA = +25°C<br>CL = 50 pF |      |     | TA = -55°C<br>to +125°C<br>CL = 50 pF |     | TA = -40°C<br>to +85°C<br>CL = 50 pF |     |       |          |
|                  |   |             | Min                      | Typ  | Max | Min                                   | Max | Min                                  | Max |       |          |
| f <sub>max</sub> | Maximum Clock Frequency                     | 5.0         |                          | 110  |     |                                       |     |                                      | MHz | 3-3   |          |
| t <sub>PLH</sub> | Propagation Delay<br>CP to O <sub>n</sub>   | 5.0         |                          | 8.0  |     |                                       |     |                                      | ns  | 3-6   |          |
| t <sub>PHL</sub> | Propagation Delay<br>CP to O <sub>n</sub>   | 5.0         |                          | 8.0  |     |                                       |     |                                      | ns  | 3-6   |          |
| t <sub>PHL</sub> | Propagation Delay<br>CLR to O <sub>n</sub>  | 5.0         |                          | 12.0 |     |                                       |     |                                      | ns  | 3-6   |          |
| t <sub>PZH</sub> | Output Enable Time<br>OE to O <sub>n</sub>  | 5.0         |                          | 7.5  |     |                                       |     |                                      | ns  | 3-7   |          |
| t <sub>PZL</sub> | Output Enable Time<br>OE to O <sub>n</sub>  | 5.0         |                          | 8.0  |     |                                       |     |                                      | ns  | 3-8   |          |
| t <sub>PHZ</sub> | Output Disable Time<br>OE to O <sub>n</sub> | 5.0         |                          | 11.0 |     |                                       |     |                                      | ns  | 3-7   |          |
| t <sub>PLZ</sub> | Output Disable Time<br>OE to O <sub>n</sub> | 5.0         |                          | 9.5  |     |                                       |     |                                      | ns  | 3-8   |          |

\*Voltage Range 5.0 is 5.0 V ± 0.5 V

Military parameters given herein are for general references only. For current military specifications and subgroup testing information please request Fairchild's Table I data sheet from your Fairchild sales engineer or account representative.

# AC825 • ACT825 • AC826 • ACT826

## AC Operating Requirements

| Symbol           | Parameter  | V <sub>cc</sub> *<br>(V) | 74ACT  | 54ACT   | 74ACT  | Units | Fig. No. |
|------------------|--|--------------------------|--|---|--|-------|----------|
|                  |  |                          | T <sub>A</sub> = +25°C<br>C <sub>L</sub> = 50 pF | T <sub>A</sub> = -55°C<br>to +125°C<br>C <sub>L</sub> = 50 pF | T <sub>A</sub> = -40°C<br>to +85°C<br>C <sub>L</sub> = 50 pF |       |          |
|                  |  |                          | Typ  | Guaranteed Minimum  |  |       |          |
| t <sub>s</sub>   | Setup Time,<br>HIGH or LOW<br>D <sub>n</sub> to CP | 5.0                      | 2.0  |   |  | ns    | 3-9      |
| t <sub>h</sub>   | Hold Time, HIGH or LOW<br>D <sub>n</sub> to CP     | 5.0                      | 1.0  |   |  | ns    | 3-9      |
| t <sub>s</sub>   | Setup Time,<br>HIGH or LOW<br>EN to CP             | 5.0                      | 2.0  |   |  | ns    | 3-9      |
| t <sub>h</sub>   | Hold Time, HIGH or LOW<br>EN to CP                 | 5.0                      | 1.5  |   |  | ns    | 3-9      |
| t <sub>w</sub>   | CP Pulse Width<br>HIGH or LOW                      | 5.0                      | 3.0  |   |  | ns    | 3-6      |
| t <sub>w</sub>   | CLR Pulse Width, LOW                               | 5.0                      | 3.5  |   |  | ns    | 3-6      |
| t <sub>rec</sub> | CLR to CP Recovery<br>Time                         | 5.0                      | 1.5  |   |  | ns    | 3-9      |

\*Voltage Range 5.0 is 5.0 V ± 0.5 V

Military parameters given herein are for general references only. For current military specifications and subgroup testing information please request Fairchild's Table I data sheet from your Fairchild sales engineer or account representative.

## Capacitance

| Symbol          | Parameter                        | 54/74AC/ACT | Units | Conditions              |
|-----------------|----------------------------------|-------------|-------|-------------------------|
|                 |                                  | Typ         |       |                         |
| C <sub>IN</sub> | Input Capacitance                | 4.5         | pF    | V <sub>cc</sub> = 5.5 V |
| C <sub>PD</sub> | Power Dissipation<br>Capacitance |             | pF    | V <sub>cc</sub> = 5.5 V |