



SN54/74LS375

DESCRIPTION — The SN54LS/74LS375 is a 4-Bit D-Type Latch for use as temporary storage for binary information between processing limits and input/output or indicator units. When the Enable (E) is HIGH, information present at the D input will be transferred to the Q output and, if E is HIGH, the Q output will follow the input. When E goes LOW, the information present at the D input prior to its setup time will be retained at the Q outputs.

TRUTH TABLE
(Each latch)

t_n	t_{n+1}
D	Q
H	H
L	L

NOTES:
 t_n = bit time before enable negative-going transition
 t_{n+1} = bit time after enable negative-going transition

PIN NAMES


- D₁—D₄ Data Inputs
- E₀—1 Enable Input Latches 0, 1
- E₂—3 Enable Input Latches 2, 3
- Q₁—Q₄ Latch Outputs (Note b)
- Q̄₁—Q̄₄ Complimentary Latch Outputs (Note b)

LOADING (Note a)

HIGH	LOW
0.5 U.L.	0.25 U.L.
2.0 U.L.	1.0 U.L.
2.0 U.L.	1.0 U.L.
10 U.L.	5(2.5) U.L.
10 U.L.	5(2.5) U.L.

NOTES:
 a. 1 Unit Load (U.L.) = 40 μ A HIGH/1.6 mA LOW.
 b. The Output LOW drive factor is 2.5 U.L. for Military (54) and 5 U.L. for Commercial (74) Temperature Ranges.


LOGIC DIAGRAM




4-BIT D LATCH

LOW POWER SCHOTTKY

LOGIC SYMBOL



CONNECTION DIAGRAM
DIP (TOP VIEW)



J Suffix — Case 620-09 (Ceramic)
 N Suffix — Case 648-08 (Plastic)

NOTE:
 The Flatpak version has the same pinouts (Connection Diagram) as the Dual In-Line Package.

SN5474LS375

DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)


SYMBOL	PARAMETER		LIMITS			UNITS	TEST CONDITIONS
			MIN	TYP	MAX		
V _{IH}	Input HIGH Voltage		2.0			V	Guaranteed Input HIGH Voltage for All Inputs
V _{IL}	Input LOW Voltage	54			0.7	V	Guaranteed Input LOW Voltage for All Inputs
		74			0.8		
V _{IK}	Input Clamp Diode Voltage			-0.65	-1.5	V	V _{CC} = MIN, I _{IN} = -18 mA
V _{OH}	Output HIGH Voltage	54	2.5	3.5		V	V _{CC} = MIN, I _{OH} = MAX, V _{IN} = V _{IH} or V _{IL} per Truth Table
		74	2.7	3.5		V	
V _{OL}	Output LOW Voltage	54,74		0.25	0.4	V	I _{OL} = 4.0 mA V _{CC} = V _{CC} MIN, V _{IN} = V _{IL} or V _{IH} per Truth Table I _{OL} = 8.0 mA
		74		0.35	0.5	V	
I _{IH}	Input HIGH Current	D Input			20	μA	V _{CC} = MAX, V _{IN} = 2.7 V
		E Input			80		
I _{IL}	Input LOW Current	D Input			0.1	mA	V _{CC} = MAX, V _{IN} = 7.0 V
		E Input			0.4		
I _{OS}	Short Circuit Current		-20		-100	mA	V _{CC} = MAX
I _{CC}	Power Supply Current				12	mA	V _{CC} = MAX

AC CHARACTERISTICS: T_A = 25°C, V_{CC} = 5.0 V

SYMBOL	PARAMETER	LIMITS			UNITS	CONDITIONS
		MIN	TYP	MAX		
t _{PLH}	Propagation Delay, Data to Q		15	27	ns	V _{CC} = 5.0 V C _L = 15 pF
t _{PHL}			9.0	17		
t _{PLH}	Propagation Delay, Data to \bar{Q}		12	20	ns	
t _{PHL}			7.0	15		
t _{PLH}	Propagation Delay, Enable to Q		15	27	ns	
t _{PHL}			14	25		
t _{PLH}	Propagation Delay, Enable to \bar{Q}		16	30	ns	
t _{PHL}			7.0	15		

SN54/74LS375

LOGIC DIAGRAM




GUARANTEED OPERATING RANGES

SYMBOL	PARAMETER		MIN	TYP	MAX	UNIT
V _{CC}	Supply Voltage	54	4.5	5.0	5.5	V
		74	4.75	5.0	5.25	
T _A	Operating Ambient Temperature Range	54	-55	25	125	°C
		74	0	25	70	
I _{OH}	Output Current — High	54,74			-0.4	mA
I _{OL}	Output Current — Low	54			4.0	mA
		74			8.0	

AC SETUP REQUIREMENTS: T_A = 25°C, V_{CC} = 5.0 V

SYMBOL	PARAMETER	LIMITS			UNITS	TEST CONDITIONS
		MIN	TYP	MAX		
t _w	Enable Pulse Width	20			ns	V _{CC} = 5.0 V
t _s	Setup Time	20			ns	
t _h	Hold Time	0			ns	

AC WAVEFORMS



DEFINITION OF TERMS:

SETUP TIME (t_s) — is defined as the minimum time required for the correct logic level to be present at the logic input prior to the clock transition from LOW-to-HIGH in order to be recognized and transferred to the outputs.

HOLD TIME (t_h) — is defined as the minimum time following the clock transition from LOW-to-HIGH that the logic level must be maintained at the input in order to ensure continued recognition. A negative HOLD TIME indicates that the correct logic level may be released prior to the clock transition from LOW-to-HIGH and still be recognized.