

CMOS PARALLEL-TO-SERIAL FIFO 2048 x 9-BIT & 4096 x 9-BIT

IDT 72131 IDT 72141

FEATURES:

- 35ns parallel port access time
- 50MHz serial port shift rate
- · Easily expandable in depth and width
- Programmable word lengths including 7-9, 16-18, and 32-36 bits using Flexishlft [™] serial output without using any additional components
- Multiple status flags: Full, Almost-Full (1/8 from full), Half-Full, Almost-Empty (1/8 from empty), and Empty
- Asynchronous and simultaneous read and write operations
- Dual-ported zero fall-through time architecture
- Retransmit capability in single device mode
- Produced with high performance, low-power CEMOS[™] technology
- Available in 28-pin ceramic and plastic DIP, 32-pin LCC and J-leaded PLCC
- Military product compliant to MIL-STD-883, Class B.

DESCRIPTION:


The IDT72131/72141 are high-speed, low power parallel-toserial FIFOs. These FIFOs are ideally suited to serial communications applications, tape/disk controllers, and local area networks (LANs). The IDT72131/72141 can be configured with the IDT's serial-to-parallel FIFOs (IDT72132/72142) for bidirectional serial data buffering.

The FIFO has a 9-bit parallel input port and a serial output port. Wider and deeper parallel-to-serial data buffers can be built using multiple IDT72131/72141 chips. IDT's unique Flexishift™ serial expansion logic (SOX, NR) makes width expansion possible with no additional components. These FIFOs will expand to a variety of word widths including 8, 9, 16, and 32 bits. The IDT72131/141 can also be directly connected for depth expansion.

Five flags are provided to monitor the FIFO. The full and empty flags prevent any FIFO data overflow or underflow conditions. The almost-full (7/8), half-full, and almost-empty (1/8) flags signal memory utilization within the FIFO.

The IDT72131/72141 is fabricated using IDT's high-speed submicron CEMOS™ technology. Military grade product is manufactured in compliance with the latest revision of Mit-STD-883, Class B.

FUNCTIONAL BLOCK DIAGRAM




S6-95

CEMOS is a trademark of Integrated Device Technology, Inc.

MILITARY AND COMMERCIAL TEMPERATURE RANGES

JANUARY 1989

PIN CONFIGURATIONS



PIN DESCRIPTIONS

SYMBOL	NAME	1/0	DESCRIPTION
D ₀ - D ₈	Inputs	ı	Data inputs for 9-bit wide data.
RS	Reset	1	When RS is set low, internal READ and WRITE pointers are set to the first location of the RAM array. HF and FF go high, and AEF and EF go low. A reset is required before an initial WRITE after power-up. W must be high and SCOP low during RS cycle. SOCP must have also completed its serial word so that NR is high.
₩	Write	1	A write cycle is initiated on the falling edge of WRITE if the Full Flag (FF) is not set. Data set-up and hold times mus be adhered to with respect to the rising edge of WRITE. Data is stored in the RAM array sequentially and independently of any ongoing read operation.
SOCP	Serial Output Clock	ı	A serial bit read cycle is initiated on the rising edge of SOCP if the Empty Flag (EF) is not set. In both Depth and Serial Word Width Expansion modes, all of the SOCP pins are tied together.
NR	Next Read	Ī	To program the Serial Out data word width, connect \overline{NR} with one of the Data Set pins (Q_4,Q_6,Q_7) and Q_6 . For example, \overline{NR} – Q_7 programs for a 8-bit Serial Out word width.
FE/RT	First Load/ Retransmit	ı	This is a dual purpose input. In the single device configuration (XI grounded), activating retransmit (FL/RT-low) will set the internal READ pointer to the first location. There is no effect on the WRITE pointer. SOCP and W must be high before setting FL/RT low. Retransmit is not compatible with depth expansion. In the depth expansion configuration, FL/RT grounded indicates the first activated device.
प्रा	Expansion In	I	In the single device configuration, \overline{X} is grounded. In depth expansion or daisy chain expansion, \overline{X} is connected to \overline{X} (expansion out) of the previous device.
sox	Serial Output Expansion	ı	In the Serial Output Expansion mode, SOX is tied high on the device that will source the lower order bits of the serial word. The device or devices that source the next higher order serial bits have their SOX pin tied to the $\mathbb{Q}_{\mathfrak{p}}$ pin of the device that will source the next lower order bits of the serial word. Data is then clocked out least significant bit first. For single device operation, SOX is tied high.
SO	Serial Output	0	Serial data is output on the Serial Output (SO) pin. Data is clocked out Least Significant Bit first. In the Serial Width Expansion mode the SO pins are tied together and each SO pin is tristated at the end of the byte.
FF	Full Flag	0	When FF goes low, the device is full and further WRITE operations are inhibited. When FF is high, the device is no full.
EF	Empty Flag	0	When EF goes low, the device is empty and further READ operations are inhibited. When EF is high, the device is not empty.
ĀĒF	Almost-Empty/ Almost-Full Flag	0	When AEF is low, the device is empty to 1/8 full or 7/8 to completely full. When AEF is high, the device is greater than 1/8 full, but less than 7/8 full.
XO/HF	Expansion Out/ Half-Full Flag	0	This is a dual purpose output. In the single device configuration (XI grounded), the device is more than half full when HF is low. In the depth expansion configuration (XO connected to XI of the next device), a pulse is sent from XO to XI when the last location in the RAM array is filled.
Q ₄ , Q ₆ , Q ₇ and Q ₈	Data Set	0	The appropriate Data Set pin $\{Q_4,Q_5,Q_7\text{ or }Q_6\}$ is connected to NR to program the Serial Out data word width For example: Q_6 - NR programs a 7-bit word width, Q_6 - NR programs a 9-bit word width, etc.
Vcc	Power Supply		Single Power Supply of 5V.
GND	Ground		Single Ground at 10V.

6

STATUS FLAGS

	OF WORDS FIFO	FF	AEF	HF	EF
IDT72131	IDT72141				
0	0	н	L	н	L
1-255	1-511	н	L	Н	н
256-1024	512-2048	н	н	н	н
1025-1792	2049-3584	н	н	L	н
1793-2047	3585-4095	н	L	L	н
2048	4096	L	L	L	Н

ABSOLUTE MAXIMUM RATINGS (1)

SYMBOL	RATING	COMMERCIAL	MILITARY	UNIT
V _{TERM}	Terminal Voltage with Respect to GND	-0.5 to +7.0	-0.5 to +7.0	٧
TA	Operating Temperature	0 to +70	-55 to +125	°C
TBIAS	Temperature Under Bias	-55 to +125	-65 to +135	°C
T _{STG}	Storage Temperature	-55 to + 125	-65 to + 150	°C
lout	DC Output Current	50	50	mA

NOTE:

RECOMMENDED DC OPERATING CONDITIONS

SYMBOL	PARAMETER	MIN.	TYP.	MAX.	UNIT
V _{CCM}	Military Supply Voltage	4.5	5.0	5.5	٧
v _{cc}	Commercial Supply Voltage	4.5	5.0	5.5	٧
GND	Supply Voltage	0	0	0	٧
V _{IH}	Input High Voltage Commercial	2.0	-	-	٧
V _{IH}	Input High Voltage Military	2.2	-	-	٧
V _{IL} (1)	Input Low Voltage Commercial & Military	-	_	0.8	٧

NOTE:

1. 1.5V undershoots are allowed for 10ns once per cycle.

DC ELECTRICAL CHARACTERISTICS

(Commercial: Voc= 5V ±10%, TA = 0°C to +70°C; Military: Voc= 5V ±10%, TA = -55°C to +125°C)

SYMBOL	PARAMETER	IDT	IDT72131/IDT72141 MILITARY			UNIT		
		MIN.	TYP.	TYP. MAX. MIN. TYP. MAX. - 1 -10 - 10 - 10 -10 - 10 - - 2.4 - -				
l _{(L} (1)	Input Leakage Current (Any Input)	-1	_	1	-10	-	10	μA
l _{OL} (2)	Output Leakage Current	-10	-	10	-10	_	10	μA
V _{OH}	Output Logic "1" Voltage	2.4	-	_	2.4	-	-	٧
V _{OL}	Output Logic "0" Voltage	T -		0.4	-	-	0.4	٧
I _{CC1} (3)	Power Supply Current	_	90	140	_	100	160	mA
I _{CC2} (3)	Average Standby Current $(R = W = RST = FL/RT = V_{H})$	_	8	12	_	12	25	mA
I _{CC3} (L) (3, 4)	Power Down Current	_	-	2	_	-	4	mA
I _{CC3} (S) (3, 4)	Power Down Current	-	-	8	-	-	12	mA

NOTES:

- 1. Measurements with $0.4 \le V_{IN} \le V_{OUT}$.
- 2. Ā ≥V_{IH}, 0.4 ≤V_{OUT} ≤V_{CC}
- 3. Icc measurements are made with outputs open.
- 4. $\overline{RS} = \overline{FL/RT} = \overline{W} = \overline{R} = V_{CC}-0.2V$; all other inputs $\geq V_{CC}-0.2V$ or $\leq 0.2V$

Stresses greater than those listed under ABSOLUTE MAXIMUM RAT-INGS may cause permanent damage to the device. This is a stress raiing only and functional operation of the device at these or any other conditions above those Indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

AC ELECTRICAL CHARACTERISTICS⁽¹⁾
(Commercial: $V_{CG} = 5V \pm 10\%$, $T_A = 0^{\circ}C$ to $+70^{\circ}C$; Military: $V_{CG} = 5V \pm 10\%$, $T_A = -55^{\circ}C$ to $+125^{\circ}C$)


		'C; Military: V _{CC} = 5V ±10%, T _A = -55°C to +125°C) COM'L MIL MILITARY AND COMMERCIAL												
		72131x35									1			
SYMBOL	PARAMETER	72141x35 MIN. MAX.		72141x40 MIN. MAX.		72141x50 MIN. MAX.		7214 MIN.	1x65 MAX.	7214 MIN.	11x80 MAX.	72141x120 MIN. MAX.		UNIT
t.	Parallel Shift Frequency	min.	22.2	- milit.	20	-	15	milia.	12.5	MIII4.	10	-	7	MHz
t _s			50		50		40	<u> </u>	33		28		25	MHz
t _{SOCP}	Serial-Out Shift Frequency		50	_	50	_	40	_	33		28	_	25	MITZ
	L INPUT MODE TIMINGS													-
t _{DS}	Data Set-up Time	18		20	-	30	_	30		40		40		ns
t _{DH}	Data Hold Time	0	-	0	_	5	_	10		10	-	10	-	ns
twc	Write Cycle Time	45		50	_	65	_	80	_	100		140		ns
twew	Write Pulse Width	35		40		50		65		80		120		ris .
t _{wr}	Write Recovery Time	10	_	10	-	15	-	15	-	20	-	20	-	ns
t _{WEF}	Write High to EF High		30		35		45		60_		60		60	ns
t _{WFF}	Write Low to FF Low	-	30	-	35		45	_	60	-	60	_	60	ns
twf	Write Low to Transitioning HF, AEF	-	45	-	50	_	65	-	80	-	100	-	140	ns
t _{WPF}	Write Pulse Width After FF High	35		40	-	50	-	65		80		120	-	ns
SERIAL (OUTPUT MODE TIMIMGS													
t _{sonz}	SOCP Rising Edge to SO at High Z ⁽¹⁾	5	16	5	16	5	26	5	20	5	25	5	35	ns
t _{souz}	SOCP Rising Edge to SO at Low Z(1)	5	22	5	22	5	22	5	22	5	30	5	35	ns
t _{SOPD}	SOCP Rising Edge to Valid Data on SO	_	18	_	18	_	18	_	22	_	30	_	35	ns
t _{sox}	SOX Set-up Time to SOCP Rising Edge	5	_	5	_	5	_	5	_	5	_	5	_	ns
t _{socw}	Serial In Clock Width High/Low	В		8	_	10	_	10	_	15	_	15		пѕ
t _{SOCEF}	SOCP Rising Edge (Bit 0 - First Word) to EF Low	-	20	-	25	-	25	-	30	-	30	-	30	ns
tsocff	SOCP Rising Edge to FF High	-	30	-	35	-	40	-	50	-	60	-	65	ns
1 _{SOCF}	SOCP Rising Edge to HF, AEF, High	-	30	_	35	_	40	_	50		60	_	65	ns
t _{REFSO}	Recovery Time SOCP After EF High	35	-	40	_	50	_	65	_	80	_	120	_	ns
RESET T	IMINGS				_									
1 _{BSC}	Reset Cycle Time	45		50	_	65		80		100	_	140	_	ns
t _{RS}	Reset Pulse Width	35	_	40	_	50		65		80		120	_	ns
t _{RSS}	Reset Set-up Time	35		40		50		65		80		120		ns
t _{RSR}	Reset Recovery Time	10		10		15		15		20	-	20		ns
t _{RSF1}	Reset to EF and AEF Low	-	45		50	-	65		80	-	100		140	ns
t _{RSF2}	Reset to HF and FF High	-	45	_	50	_	65	_	80	_	100	-	140	ns
	SMIT TIMINGS					l				L	100	L	170	113
	Retransmit Cycle Time	45	_	50		65	_	80		100		140		ns
t _{RTC}	Retransmit Pulse Width	35		40		50		65		80	 -	120		
t _{RTS}	Retransmit Set-up Time						_					_		ns
t _{RTR}	Retransmit Recovery Time	35		40	_	50		65		80	=_	120		ns
	XPANSION MODE DELAYS	10	_	10	_	15		15		20	-	20		ns
			35		40	_	EO		65		00		400	,
txoL	Read/Write to XO Low						50		65	-	80		120	ns
t _{XOH}	Read/Write to XO High	35	35	40	4 0	50	50	65	65	80	80	120	120	ns
t _X	XI Pulse Width						-		_		_		-	ns
t _{xiR}	XI Recovery Time	10	_	10		10		10		10		10	-	ns
t _{xis}	XI Set-up Time	15	_	15	-	15	_	15	-	15	-	15	-	ns

NOTE: 1. Guaranteed by design minimum times, not tested.

3

AC TEST CONDITIONS

Input Pulse Levels	GND to 3.0V
Input Rise/Fall Times	3ns
Input Timing Reference Levels	1.5V
Output Reference Levels	1.5V
Output Load	See Figure 1



CAPACITANCE (TA = +25°C, f = 1.0MHz)

SYMBOL	PARAMETER(1)	CONDITIONS	MAX.	UNIT
C ^{iN}	Input Capacitance	V _{IN} = OV	10	pF
Сост	Output Capacitance	V _{OUT} = 0V	12	ρF

NOTE:

Figure A. Output Load. *Includes jig and scope capacitances.

FUNCTIONAL DESCRIPTION

Parallel Data Input

The data is written into the FIFO in parallel through the D_{0-8} input data lines. A write cycle is initiated on the falling edge of the Write (\overline{W}) signal provided the Full Flag (\overline{FF}) is not asserted. If the \overline{W} signal changes from HIGH-to-LOW and the Full Flag (\overline{FF}) is already

set, the write line is inhibited internally from incrementing the write pointer and no write operation occurs.

Data set-up and hold times must be met with respect to the rising edge of Write. The data is written to the RAM at the write pointer. On the rising edge of \overline{W} , the write pointer is incremented. Write operations can occur simultaneously or asynchronously with read operations.




Figure 1. Write Operation

Serial Data Output

The serial data is output on the SO pin. The data is clocked out on the rising edge of SOCP providing the Empty Flag (EF) is not asserted. If the Empty Flag is asserted then the next data word is inhibited from moving to the output register and being clocked out by SOCP. NOTE: SOCP should not be clocked while the Empty Flag is low. If it is, then two things will occur. One, invalid data will be read by SOCP and two, SOCP will be out of sync with Next Read

(NR)

The serial word is shifted out Least Significant Bit first, that is the first bit will be D_0 , then D_1 and so on up to the serial word width. The serial word width must be programmed by connecting the appropriate Data Set line (Q4, Q6, Q7, or Q6) to the $\overline{\rm NR}$ input. The Data Set lines are taps off a digital delay line. Selecting one of these taps, programs the width of the serial word to be read and shifted out.

^{1.} This parameter is sampled and not 100% tested.




Figure 2. Read Operation




Figure 3. Full Flag from Last Write to First Read






Figure 4. Empty Flag from Last Read to First Write

NOTE:

1. SOCP should not be clocked until EF goes high.




Figure 5. Empty Boundry Condition Timing

NOTE:

1. SOCP should not be clocked until EF goes high.




Figure 6. Full Boundry Condition Timing




Figure 7. Half Full, Almost Full and Almost Empty Timings




Figure 8. Reset

NOTES:

- 1. EF, FF and HF may change status during Reset, but flags will be valid at t_{RSC}.
- 2. NR is set high by SOCP staying low at the completion of a serial word.




Figure 9. Retransmit

NOTE:

1. EF, AEF, HF and FF may change status during Retransmit, but flags will be valid at t_{RTC}.




Figure 10. Expansion-Out




Figure 11. Expansion-in

OPERATING CONFIGURATIONS

Single Device Configuration

In the standalone case, the SOX line is tied HIGH and not used. On the first LOW-to-HIGH of the SOCP clock, all of the Data Set lines (Q_4,Q_8) go low and a new serial word is started. The Data Set lines then go high on the equivalent SOCP clock pulse. This continues until the Q line connected to NR goes high completing the serial word. The cycle is then repeated with the next LOW-to-HIGH transition of SOCP.




Figure 12. Eight-Bit Word Single Device Configuration

TRUTH TABLES

TABLE 1: RESET AND RETRANSMIT-

SINGLE DEVICE CONFIGURATION/WIDTH EXPANSION MODE

MODE	INPUTS			INTERNA	L STATUS	OUTPUTS		
L MODE	ŔŚ	FL	য়	READ POINTER	WRITE POINTER	AEF, EF	FF	HF
Reset	0	х	0	Location Zero	Location Zero	0	1	1
Retransmit	1	0	0	Location Zero	Unchanged	Х	Х	х
Read/Write	1	1	0	Increment (1)	Increment(1)	Х	Х	Х

NOTE:

1. Pointer will increment if appropriate flag is HIGH.

Width Expansion Configuration

In the cascaded case, word widths of more than 9 bits can be achieved by using more than one device. By tying the SOX line of the least significant device HIGH and the SOX of the subsequent devices to the appropriate Data Set lines of the previous devices, a cascaded serial word is achieved.

On the first LOW-to-HIGH clock edge of SOCP, all the lines go LOW. Just as in the standalone case, on each corresponding clock cycle, the equivalent Data Set line goes HIGH in order of least to

most significant. When the Data Set line which is connected to the SOX input of the next device goes HIGH, thus cascading from one device to the next. The Data Set line of the most significant bit programs the serial word width by being connected to all NR inputs.

The Serial Data Output (SO) of each device in the serial word must be fied together. Since the SO pin is three stated, only the device which is currently shifting out is enabled and driving the 1-bit bus.




Figure 13. Width Expansion for 16-bit Parallel Data In. The Parallel Data in is tied to D₀-s of FiFO #1 and D₀-s of FiFO #2

Depth Expansion (Dalsy Chain) Mode

The IDT72131/41 can be easily adapted to applications where the requirements are for greater than 2048/4096 words. Figure 14 demonstrates Depth Expansion using three IDT72131/41. Any depth can be attained by adding additional IDT72131/41. The IDT72131/41 operates in the Depth Expansion configuration when the following conditions are met:

- The first device must be designated by grounding the First Load (FL) control input.
- 2. All other devices must have FL in the high state.

- The Expansion Out (XO) pin of each device must be tied to the Expansion In (XI) pin of the next device.
- External logic is needed to generate a composite Full Flag (FF) and Empty Flag (EF). This requires the OR-ing of all EFs and OR-ing of all FFs (i.e., all must be set to generate the correct composite FF or EF).
- The Retransmit (RT) function and Half-Full Flag (HF) are not available in the Depth Expansion mode.




Figure 14. An 12K x 8 Parallel-In Serial-Out FIFO

TABLE 2: RESET AND FIRST LOAD TRUTH TABLE – DEPTH EXPANSION/COMPOUND EXPANSION MODE

NODE	INPUTS			INTERNAL	OUTPUTS		
MODE	RS	FC	प्रा	READ POINTER	WRITE POINTER	EF	FF
Reset-First Device	0	0	(1)	Location Zero	Location Zero	0	1
Reset all Other Devices	0	1	(1)	Location Zero	Location Zero	0	1
Read/Write	1	Х	(1)	Х	Х	Х	X

NOTES:

- 1. XI is connected to XO of previous device.
- 2. RS = Reset Input, FL/RT = First Load/Retransmit, EF = Empty Flag Output, FF = Full Flag Output, XI = Expansion Input

6

ORDERING INFORMATION

