

STK10C68 CMOS nvSRAM High Performance 8K x 8 Nonvolatile Static RAM

FEATURES


- 25, 30, 35 and 45ns Access Times
- 12, 15, 20 and 25ns Output Enable Access
- Unlimited Read and Write to SRAM
- Hardware STORE Initiation
- Automatic STORE Timing
- 1,000,000 STORE cycles to EEPROM
- 100 year data retention in EEPROM
- Automatic *RECALL* on Power Up
- Hardware RECALL Initiation
- Unlimited RECALL cycles from EEPROM
- Single 5V±10% Operation
- Commercial and Industrial Temperatures
- Available in multiple standard packages

DESCRIPTION

The Simtek STK10C68 is a fast static RAM (25, 30, 35, and 45ns), with a nonvolatile electrically-erasable PROM (EEPROM) element incorporated in each static memory cell. The SRAM can be read and written an unlimited number of times, while independent nonvolatile data resides in EEPROM. Data may easily be transferred from the SRAM to the EEPROM (*STORE*), or from the EEPROM to the SRAM (*RECALL*) using the NE pin. It combines the high performance and ease of use of a fast SRAM with nonvolatile data integrity.

The STK10C68 features industry standard pinout for nonvolatile RAMs in a 28-pin 300 mil plastic or ceramic DIP, and a 28-pin SOIC package. MIL-STD-883 and Standard Military Drawing (SMD #5962-93056) devices are also available.

PIN CONFIGURATIONS



LOGIC BLOCK DIAGRAM

ABSOLUTE MAXIMUM RATINGS^a

Voltage on typical input relative to V _{SS} 0.6V to 7.0V	
Voltage on DQ_{0-7} and \overline{G} 0.5V to (V _{CC} +0.5V)	
Temperature under bias55°C to 125°C	
Storage temperature65°C to 150°C	
Power dissipation	
DC output current	

Note a: Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only, and functional operation of the device at conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

(One output at a time, one second duration)

DC CHARACTERISTICS

 $(V_{CC} = 5.0V \pm 10\%)$

		СОММ	ERCIAL	INDUS	STRIAL		
SYMBOL	PARAMETER	MIN	MAX	MIN	MAX	UNITS	NOTES
I _{CC1} ^b	Average V _{CC} Current		90		95	mA	$t_{AVAV} = 25 ns$
'			85		90	mA	$t_{AVAV} = 30$ ns
			80		85	mA	$t_{AVAV} = 35ns$
			75		80	mA	$t_{AVAV} = 45$ ns
I _{CC2} d	Average V _{CC} Current		50		50	mA	$\overline{E} \ge (V_{CC} - 0.2V)$
-	during STORE cycle						all others $V_{IN} \le 0.2V$ or $\ge (V_{CC} - 0.2V)$
I _{SB1} c	Average V _{CC} Current		30		34	mA	$t_{AVAV} = 25 ns$
	(Standby, Cycling TTL Input Levels)		27		30	mA	$t_{AVAV} = 30$ ns
			23		27	mA	t _{AVAV} = 35ns
			20		23	mA	$t_{AVAV} = 45$ ns
							$\overline{E} \ge V_{IH}$; all others cycling
I _{SB2} c	Average V _{CC} Current		1		1	mA	$\overline{E} \ge (V_{CC} - 0.2V)$
-	(Standby, Stable CMOS Input Levels)						all others $V_{IN} \le 0.2V$ or $\ge (V_{CC} - 0.2V)$
I _{ILK}	Input Leakage Current (Any Input)		±1		±1	μΑ	V _{CC} = max
							$V_{IN} = V_{SS}$ to V_{CC}
I _{OLK}	Off State Output Leakage Current		±5		±5	μΑ	V _{CC} = max
							$V_{IN} = V_{SS}$ to V_{CC}
V _{IH}	Input Logic "1" Voltage	2.2	V _{CC} +.5	2.2	V _{CC} +.5	V	All Inputs
V _{IL}	Input Logic "0" Voltage	V _{SS} 5	0.8	V _{SS} 5	0.8	V	All Inputs
V _{OH}	Output Logic "1" Voltage	2.4		2.4		V	I _{OUT} = -4mA
V _{OL}	Output Logic "0" Voltage		0.4		0.4	V	I _{OUT} = 8mA
Т _А	Operating Temperature	0	70	-40	85	°C	

Note b: I_{CC_1} is dependent on output loading and cycle rate. The specified values are obtained with outputs unloaded. Note c: Bringing $\overline{E} \ge V_{IH}$ will not produce standby current levels until any nonvolatile cycle in progress has timed out. See MODE SELECTION table.

Note d: I_{CC_2} is the average current required for the duration of the store cycle (t_{STORE}) after the sequence (t_{WC}) that initiates the cycle.


AC TEST CONDITIONS


Input Pulse Levels	l
Input Rise and Fall Times	
Input and Output Timing Reference Levels 1.5V	
Output Load See Figure 1	

CAPACITANCE^e ($T_A=25^{\circ}C$, f=1.0MHz)

SYMBOL	PARAMETER	МАХ	UNITS	CONDITIONS
C _{IN}	Input Capacitance	5	pF	$\Delta V = 0$ to $3V$
C _{OUT}	Output Capacitance	7	pF	$\Delta V = 0$ to $3V$

Note e: These parameters are guaranteed but not tested.





READ CYCLES #1 & #2

	SYMBOL	.s		STK10	C68-25	STK10	STK10C68-30		C68-35	STK10C68-45		
NO.	#1, #2	Alt.	PARAMETER	MIN	МАХ	MIN	МАХ	MIN	MAX	MIN	MAX	UNITS
1	t _{ELQV}	t _{ACS}	Chip Enable Access Time		25		30		35		45	ns
2	t _{AVAV} g	t _{RC}	Read Cycle Time	25		30		35		45		ns
3	t _{AVQV} h	t _{AA}	Address Access Time		25		30		35		45	ns
4	t _{GLQV}	t _{OE}	Output Enable to Data Valid		12		15		20		25	ns
5	t _{AXQX}	t _{OH}	Output Hold After Address Change	5		5		5		5		ns
6	t _{ELQX}	t _{LZ}	Chip Enable to Output Active	5		5		5		5		ns
7	t _{EHQZ} i	t _{HZ}	Chip Disable to Output Inactive		13		15		17		20	ns
8	t _{GLQX}	t _{OLZ}	Output Enable to Output Active	0		0		0		0		ns
9	t _{GHQZ} i	t _{OHZ}	Output Disable to Output Inactive		13		15		17		20	ns
10	t _{ELICCH} e	t _{PA}	Chip Enable to Power Active	0		0		0		0		ns
11	t _{EHICCL} c,e	t _{PS}	Chip Disable to Power Standby		25		30		35		45	ns
11A	t _{WHQV}	t _{WR}	Write Recovery Time		30		35		45		55	ns

Note c: Bringing E high will not produce standby currents until any nonvolatile cycle in progress has timed out. See MODE SELECTION table.

Note e: Parameter guaranteed but not tested.


Note f: \overline{NE} must be high during entire cycle.

Note g: For READ CYCLE #1 and #2, \overline{W} and \overline{NE} must be high for entire cycle.


Note h: Device is continuously selected with $\bar{\mathsf{E}}$ low and $\bar{\mathsf{G}}$ low.

Note i: Measured \pm 200mV from steady state output voltage.

READ CYCLE #1 f,g,h



READ CYCLE #2 ^{f,g}



WRITE CYCLES #1 & #2; G high

$(V_{CC} = 5.0V \pm 10\%)$

	SYMBOLS				STK10C68-25		STK10C68-30		STK10C68-35		STK10C68-45		
NO.	#1	#2	Alt.	PARAMETER	MIN	МАХ	MIN	МАХ	MIN	MAX	MIN	МАХ	UNITS
12	t _{AVAV}	t _{AVAV}	t _{WC}	Write Cycle Time	25		30		35		45		ns
13	t _{WLWH}	t _{WLEH}	t _{WP}	Write Pulse Width	20		25		30		35		ns
14	t _{ELWH}	t _{ELEH}	t _{CW}	Chip Enable to End of Write	20		25		30		35		ns
15	t _{DVWH}	t _{DVEH}	t _{DW}	Data Set-up to End of Write	12		15		18		20		ns
16	t _{WHDX}	t _{EHDX}	t _{DH}	Data Hold After End of Write	0		0		0		0		ns
17	t _{AVWH}	t _{AVEH}	t _{AW}	Address Set-up to End of Write	20		25		30		35		ns
18	t _{AVWL}	t _{AVEL}	t _{AS}	Address Set-up to Start of Write	0		0		0		0		ns
19	t _{WHAX}	t _{EHAX}	t _{WR}	Address Hold After End of Write	0		0		0		0		ns

WRITE CYCLES #1 & #2; G low

$(V_{CC} = 5.0V \pm 10\%)$

	SY	MBOLS		DADAMETED	STK10	C68-25	STK10	STK10C68-30		C68-35	STK10C68-45		
NO.	#1	#2	Alt.	PARAMETER	MIN	МАХ	MIN	MAX	MIN	МАХ	MIN	МАХ	UNITS
12	t _{AVAV}	t _{AVAV}	t _{WC}	Write Cycle Time	45		45		45		45		ns
13	t _{WLWH}	t _{WLEH}	t _{WP}	Write Pulse Width	35		35		35		35		ns
14	t _{ELWH}	t _{ELEH}	t _{CW}	Chip Enable to End of Write	35		35		35		35		ns
15	t _{DVWH}	t _{DVEH}	t _{DW}	Data Set-up to End of Write	30		30		30		30		ns
16	t _{WHDX}	t _{EHDX}	t _{DH}	Data Hold After End of Write	0		0		0		0		ns
17	t _{AVWH}	t _{AVEH}	t _{AW}	Address Set-up to End of Write	35		35		35		35		ns
18	t _{AVWL}	t _{AVEL}	t _{AS}	Address Set-up to Start of Write	0		0		0		0		ns
19	t _{WHAX}	t _{EHAX}	t _{WR}	Address Hold After End of Write	0		0		0		0		ns
20	t _{WLQZ} i,m		t _{WZ}	Write Enable to Output Disable		35		35		35		35	ns
21	t _{WHQX}		t _{OW}	Output Active After End of Write	5		5		5		5		ns


Note f: \overline{NE} must be $\ge V_{IH}$ during entire cycle.

Note i: Measured ± 200mV from steady state output voltage.


Note k: \overline{E} or \overline{W} must be $\ge V_{IH}$ during address transitions.

Note m: If \overline{W} is low when \overline{E} goes low, the outputs remain in the high impedance state.

WRITE CYCLE #1: \overline{W} CONTROLLED^{f,k}



WRITE CYCLE #2: \overline{E} CONTROLLED^{f,k}



NONVOLATILE MEMORY OPERATION

MODE SELECTION

Ē	W	G	NE	MODE	POWER
Н	Х	Х	Х	Not Selected	Standby
L	н	L	Н	Read RAM	Active
L	L	Х	Н	Write RAM	Active
L	н	L	L	Nonvolatile RECALL ⁿ	Active
L	L	н	L	Nonvolatile STORE	I _{CC2}
L	L	L	L	No operation	Active
L	н	н	Х		

STORE CYCLES #1 & #2

 $(V_{CC} = 5.0V \pm 10\%)$

		SYMBOLS			MIN	МАХ	
NO.	#1	#2	Alt.	PARAMETER			UNITS
22	t _{WLQX} p	t _{ELQXS}	t _{STORE}	STORE Cycle Time		10	ms
23	t _{WLNH} q	t _{ELNHS}	t _{WC}	STORE Initiation Cycle Time	25		ns
24	t _{GHNL}			Output Disable Set-up to NE Fall	5		ns
25		t _{GHEL}		Output Disable Set-up to E Fall	5		ns
26	t _{NLWL}	t _{NLEL}		NE Set-up	5		ns
27	t _{ELWL}			Chip Enable Set-up	5		ns
28		t _{WLEL}		Write Enable Set-up	5		ns


Note n: An automatic *RECALL* also takes place at power up, starting when V_{CC} exceeds 4.0V, and taking $t_{RESTORE}$ from the time at which V_{CC} exceeds 4.5V. V_{CC} must not drop below 4.0V once it has been exceeded for the *RECALL* to function properly.


Note o: If \overline{E} is low for any period of time in which \overline{W} is high while \overline{G} and \overline{NE} are low, then a *RECALL* cycle may be initiated.


Note p: Measured with \overline{W} and \overline{NE} both returned high, and \overline{G} returned low. Note that *STORE* cycles are inhibited/aborted by V_{CC} < 4.0V (*STORE* inhibit).

Note q: Once t_{WC} has been satisfied by \overline{NE} , \overline{G} , \overline{W} and \overline{E} , the *STORE* cycle is completed automatically. Any of \overline{NE} , \overline{G} , \overline{W} or \overline{E} may be used to terminate the *STORE* initiation cycle.

STORE CYCLE #1: W CONTROLLED^o







RECALL CYCLES #1, #2 & #3

 $(\mathsf{V}_{\mathsf{CC}}=5.0\mathsf{V}\pm10\%)$


		SYMBOLS			MIN	МАХ	
NO.	#1	#2	#3	PARAMETER			UNITS
29	t _{NLQX} r	t _{ELQXR}	t _{GLQXR}	RECALL Cycle Time		20	μs
30	t _{NLNH} s	t _{ELNHR}	t _{GLNH}	RECALL Initiation Cycle Time	25		ns
31		t _{NLEL}	t _{NLGL}	NE Set-up	5		ns
32	t _{GLNL}	t _{GLEL}		Output Enable Set-up	5		ns
33	t _{WHNL}	t _{WHEL}	t _{WHGL}	Write Enable Set-up	5		ns
34	t _{ELNL}	t _{GLEL}		Chip Enable Set-up	5		ns
35	t _{NLQZ}			NE Fall to Outputs Inactive		25	ns
36	t _{RESTORE}			Power-up Recall Duration		550	μs

Note r: Measured with \overline{W} and \overline{NE} both high, and \overline{G} and \overline{E} low.


Note s: Once t_{NLNH} has been satisfied by NE, G, W and E, the *RECALL* cycle is completed automatically. Any of NE, G or E may be used to terminate the *RECALL* initiation cycle.

Note t: If W is low at any point in which both E and NE are low and G is high, then a STORE cycle will be initiated instead of a RECALL.


RECALL CYCLE #1: NE CONTROLLED^o



RECALL CYCLE #2: E CONTROLLED^o



RECALL CYCLE #3: G CONTROLLED^{o,t}



DEVICE OPERATION

The STK10C68 has two modes of operation: SRAM mode and nonvolatile mode, determined by the state of the \overline{NE} pin. When in SRAM mode, the memory operates as a standard fast static RAM. While in nonvolatile mode, data is transferred in parallel from SRAM to EEPROM or from EEPROM to SRAM.

SRAM READ

The STK10C68 performs a READ cycle whenever \overline{E} and \overline{G} are LOW and \overline{NE} and \overline{W} are HIGH. The address specified on pins A₀₋₁₂ determines which of the 8192 data bytes will be accessed. When the READ is initiated by an address transition, the outputs will be valid after a delay of t_{AVQV} (READ CYCLE #1). If the READ is initiated by \overline{E} or \overline{G} , the outputs will be valid at t_{ELQV} or at t_{GLQV} whichever is later (READ CYCLE #2). The data outputs will repeatedly respond to address changes within the t_{AVQV} access time without the need for transitions on any control input pins, and will remain valid until another address change or until \overline{E} or \overline{G} is brought HIGH or \overline{W} or \overline{NE} is brought LOW.

NOISE CONSIDERATIONS

The STK10C68 is a high speed memory and therefore must have a high frequency bypass capacitor of approximately 0.1μ F connected between DUT V_{CC} and V_{SS} using leads and traces that are as short as possible. As with all high speed CMOS ICs, normal careful routing of power, ground and signals will help prevent noise problems.

SRAM WRITE

A write cycle is performed whenever \overline{E} and \overline{W} are LOW and \overline{NE} is HIGH. The address inputs must be stable prior to entering the WRITE cycle and must remain stable until either \overline{E} or \overline{W} go HIGH at the end of the cycle. The data on pins DQ₀₋₇ will be written into the memory if it is valid t_{DVWH} before the end of a \overline{W} controlled WRITE or t_{DVEH} before the end of an \overline{E} controlled WRITE.

It is recommended that \overline{G} be kept HIGH during the entire WRITE cycle to avoid data bus contention on common I/O lines. If \overline{G} is left LOW, internal circuitry will turn off

the output buffers t_{WLQZ} after W goes LOW.

Keeping \overline{G} high during write cycles also enables use of the faster write specifications.

NONVOLATILE STORE

A *STORE* cycle is performed when \overline{NE} , \overline{E} and \overline{W} are LOW and \overline{G} is HIGH. While any sequence to achieve this state will initiate a *STORE*, only W initiation (*STORE* CYCLE #1) and \overline{E} initiation (*STORE* CYCLE #2) are practical without risking an unintentional SRAM WRITE that would disturb SRAM data. During a *STORE* cycle, previous nonvolatile data is erased and the SRAM contents are then programmed into nonvolatile elements. Once a *STORE* cycle is initiated, further input and output is disabled and the DQ₀₋₇ pins are tri-stated until the cycle is completed.

If \overline{E} and \overline{G} are LOW and \overline{W} and \overline{NE} are HIGH at the end of the cycle, a READ will be performed and the outputs will go active, signaling the end of the *STORE*.

HARDWARE PROTECT

The STK10C68 offers two levels of protection to suppress inadvertent *STORE* cycles. If the control signals $(\bar{E}, \bar{G}, \bar{W}, \text{and NE})$ remain in the *STORE* condition at the end of a *STORE* cycle, a second *STORE* cycle will *not* be started. The *STORE* (or *RECALL*) will be initiated only after a transition on any one of these signals to the required state. In addition to multi-trigger protection, the STK10C68 offers hardware protection through V_{CC} Sense. A *STORE* cycle will not be initiated, and one in progress will discontinue if V_{CC} goes below 4.0V. 4.0V is a typical, characterized value. The datasheet specifications are guaranteed only for V_{CC} = 5.0 ±10%.

NONVOLATILE RECALL

A *RECALL* cycle is performed when \overline{E} , \overline{G} , and \overline{NE} are LOW and \overline{W} is HIGH. Like the *STORE* cycle, *RECALL* is initiated when the last of the four clock signals goes to the *RECALL* state. Once initiated, the *RECALL* cycle will take t_{NLQX} to complete, during which all inputs are ignored. When the *RECALL* completes, any READ or WRITE state on the input pins will take effect.

Internally, *RECALL* is a two step procedure. First, the SRAM data is cleared and second, the nonvolatile information is transferred into the SRAM cells. The *RECALL* operation in no way alters the data in the nonvolatile cells. The nonvolatile data can be recalled an unlimited number of times.

Like the *STORE* cycle, a transition must occur on some control pin to cause a recall, preventing inadvertent multi-triggering. On power-up, once V_{CC} exceeds the V_{CC} sense voltage of 4.0V, a *RECALL* cycle is automati

cally initiated. The voltage on the V_{CC} pin must not drop below 4.0V once it has risen above it in order for the *RECALL* to operate properly. Due to this automatic *RECALL*, SRAM operation cannot commence until $t_{RESTORE}$ after V_{CC} exceeds 4.0V. 4.0V is a typical, characterized value.

If the STK10C68 is in a WRITE state at the end of power-up *RECALL*, the SRAM data will be corrupted. To help avoid this situation, a 10K Ohm resistor should be connected between \overline{W} and system V_{CC}.

ORDERING INFORMATION

