

Data sheet acquired from Harris Semiconductor SCHS170B

November 1997 - Revised October 2003

# High-Speed CMOS Logic Dual 4-Input Multiplexer

#### **Features**

- Common Select Inputs
- Separate Output-Enable Inputs
- Three-State Outputs
- Fanout (Over Temperature Range)
  - Standard Outputs......10 LSTTL Loads
  - Bus Driver Outputs ...... 15 LSTTL Loads
- Wide Operating Temperature Range . . . -55°C to 125°C
- Balanced Propagation Delay and Transition Times
- Significant Power Reduction Compared to LSTTL Logic ICs
- HC Types
  - 2V to 6V Operation
  - High Noise Immunity:  $N_{IL}$  = 30%,  $N_{IH}$  = 30% of  $V_{CC}$  at  $V_{CC}$  = 5V
- HCT Types
  - 4.5V to 5.5V Operation
  - Direct LSTTL Input Logic Compatibility,
    V<sub>IL</sub>= 0.8V (Max), V<sub>IH</sub> = 2V (Min)
  - CMOS Input Compatibility, I  $_I \leq 1 \mu A$  at  $V_{OL},\,V_{OH}$

# Description

The CD74HC253 and CD74HCT253 are dual 4-to-1 line selector/multiplexers having three-state outputs. One of four sources for each section is selected by the common select inputs, S0 and S1. When the output enable  $(\overline{10E}, \overline{20E})$  is HIGH, the output is in the high-impedance state.


# **Ordering Information**


PART NUMBER	TEMP. RANGE (°C)	PACKAGE
CD74HC253E	-55 to 125	16 Ld PDIP
CD74HC253M	-55 to 125	16 Ld SOIC
CD74HC253MT	-55 to 125	16 Ld SOIC
CD74HC253M96	-55 to 125	16 Ld SOIC
CD74HCT253E	-55 to 125	16 Ld PDIP
CD74HCT253M	-55 to 125	16 Ld SOIC
CD74HCT253MT	-55 to 125	16 Ld SOIC
CD74HCT253M96	-55 to 125	16 Ld SOIC

NOTE: When ordering, use the entire part number. The suffix 96 denotes tape and reel. The suffix T denotes a small-quantity reel of 250.

#### **Pinout**

CD74HC253, CD74HCT253 (PDIP, SOIC) TOP VIEW





### TRUTH TABLE

	INPUTS te 1)		DATA I	NPUTS		OUTPUT ENABLE	ОИТРИТ
S1	S0	I <sub>0</sub>	I <sub>1</sub>	l <sub>2</sub>	l <sub>3</sub>	ŌĒ	Y
Х	Х	Х	Х	Х	Х	Н	Z
L	L	L	Х	Х	Х	L	L
L	L	Н	Х	Х	Х	L	Н
L	Н	Х	L	Х	Х	L	L
L	Н	Х	Н	Х	Х	L	Н
Н	L	Х	Х	L	Х	L	L
Н	L	Х	Х	Н	Х	L	Н
Н	Н	Х	Х	Х	L	L	L
Н	Н	Х	Х	Х	Н	L	Н

H = High Voltage Level, L = Low Voltage Level, X = Don't Care, Z = High Impedance (Off). NOTE:

1. Select inputs S1 and S0 are common to both sections.

# **Absolute Maximum Ratings**

# DC Supply Voltage, V $_{CC}$ ... -0.5V to 7V DC Input Diode Current, I $_{IK}$ For V $_{I}$ < -0.5V or V $_{I}$ > V $_{CC}$ + 0.5V ... ... $\pm 20$ mA DC Output Diode Current, I $_{OK}$ For V $_{O}$ < -0.5V or V $_{O}$ > V $_{CC}$ + 0.5V ... ... $\pm 20$ mA DC Drain Current, per Output, I $_{O}$ For -0.5V < V $_{O}$ < V $_{CC}$ + 0.5V ... ... $\pm 35$ mA DC Output Source or Sink Current per Output Pin, I $_{O}$ For V $_{O}$ > -0.5V or V $_{O}$ < V $_{CC}$ + 0.5V ... ... $\pm 25$ mA DC V $_{CC}$ or Ground Current, I $_{CC}$ ... $\pm 50$ mA

#### **Thermal Information**

Thermal Resistance (Typical, Note 2) $\theta_{JA}$ (	oC/W)
E (PDIP) Package	67
	73
Maximum Junction Temperature	150°C
Maximum Storage Temperature Range65°C to	150°C
Maximum Lead Temperature (Soldering 10s)	300°C
(SOIC - Lead Tips Only)	

#### **Operating Conditions**

Temperature Range, T <sub>A</sub> 55°C to 125°C Supply Voltage Range, V <sub>CC</sub>
HC Types2V to 6V
• •
HCT Types
DC Input or Output Voltage, V <sub>I</sub> , V <sub>O</sub> 0V to V <sub>CC</sub>
Input Rise and Fall Time
2V
4.5V 500ns (Max)
6V

CAUTION: Stresses above those listed in "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress only rating and operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.

#### NOTE:

2. The package thermal impedance is calculated in accordance with JESD 51-7.

#### **DC Electrical Specifications**

		TES CONDI		V <sub>CC</sub>		25°C		-40°C T	O 85°C	-55°C TO 125°C		
PARAMETER	SYMBOL	V <sub>I</sub> (V)	I <sub>O</sub> (mA)	(V)	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNITS
HC TYPES												
High Level Input	V <sub>IH</sub>	-	-	2	1.5	-	-	1.5	-	1.5	-	V
Voltage				4.5	3.15	-	-	3.15	-	3.15	-	V
				6	4.2	-	-	4.2	-	4.2	-	V
Low Level Input	V <sub>IL</sub>	-	-	2	-	-	0.5	-	0.5	-	0.5	V
Voltage				4.5	-	-	1.35	-	1.35	-	1.35	V
				6	-	-	1.8	-	1.8	-	1.8	V
High Level Output	V <sub>OH</sub>	V <sub>IH</sub> or V <sub>IL</sub>	-0.02	2	1.9	-	-	1.9	-	1.9	-	V
Voltage CMOS Loads			-0.02	4.5	4.4	-	-	4.4	-	4.4	-	V
Owied Edda			-0.02	6	5.9	-	-	5.9	-	5.9	-	V
High Level Output	7		-	-	-	-	-	-	-	-	-	V
Voltage TTL Loads			-6	4.5	3.98	-	-	3.84	-	3.7	-	V
TTE Education			-7.8	6	5.48	-	-	5.34	-	5.2	-	V
Low Level Output	V <sub>OL</sub>	V <sub>IH</sub> or V <sub>IL</sub>	0.02	2	-	-	0.1	-	0.1	-	0.1	V
Voltage CMOS Loads			0.02	4.5	-	-	0.1	-	0.1	-	0.1	V
Owied Edda			0.02	6	-	-	0.1	-	0.1	-	0.1	V
Low Level Output			-	-	-	-	-	-	-	-	-	V
Voltage TTL Loads			-6	4.5	-	-	0.26	-	0.33	-	0.4	V
	<u> </u>		-7.8	6	-	-	0.26	-	0.33	-	0.4	V
Input Leakage Current	Ι <sub>Ι</sub>	V <sub>CC</sub> or GND	-	6	-	-	±0.1	-	±1	-	±1	μА

# DC Electrical Specifications (Continued)

		TES CONDI		V <sub>CC</sub>		25°C		-40°C 1	O 85°C	-55°C T	O 125°C	UNITS
PARAMETER	SYMBOL	V <sub>I</sub> (V)	I <sub>O</sub> (mA)	(V)	MIN	TYP	MAX	MIN	MAX	MIN	MAX	
Quiescent Device Current	Icc	V <sub>CC</sub> or GND	0	6	-	-	8	-	80	-	160	μА
HCT TYPES												
High Level Input Voltage	V <sub>IH</sub>	-	-	4.5 to 5.5	2	-	-	2	-	2	-	V
Low Level Input Voltage	V <sub>IL</sub>	-	-	4.5 to 5.5	-	-	0.8	-	0.8	-	0.8	V
High Level Output Voltage CMOS Loads	V <sub>OH</sub>	V <sub>IH</sub> or V <sub>IL</sub>	-0.02	4.5	4.4	-	-	4.4	-	4.4	-	V
High Level Output Voltage TTL Loads			-4	4.5	3.98	-	-	3.84	-	3.7	-	V
Low Level Output Voltage CMOS Loads	V <sub>OL</sub>	V <sub>IH</sub> or V <sub>IL</sub>	0.02	4.5	-	-	0.1	-	0.1	-	0.1	V
Low Level Output Voltage TTL Loads			4	4.5	-	-	0.26	-	0.33	-	0.4	V
Input Leakage Current	lį	V <sub>CC</sub> and GND	0	5.5	-	-	±0.1	-	±1	-	±1	μА
Quiescent Device Current	I <sub>CC</sub>	V <sub>CC</sub> or GND	0	5.5	-	-	8	-	80	-	160	μА
Additional Quiescent Device Current Per Input Pin: 1 Unit Load	ΔI <sub>CC</sub> (Note 3)	V <sub>CC</sub> -2.1	-	4.5 to 5.5	-	100	360	-	450	-	490	μА
Three-State Leakage Current	l <sub>OZ</sub>	V <sub>IL</sub> or V <sub>IH</sub>	V <sub>O</sub> = V <sub>CC</sub> or GND	5.5	-	-	±0.5	-	±5	-	±10	μА

#### NOTE:

3. For dual-supply systems theoretical worst case ( $V_I = 2.4V$ ,  $V_{CC} = 5.5V$ ) specification is 1.8mA.

# **HCT Input Loading Table**

INPUT	UNIT LOADS
1l <sub>O</sub> - 1l <sub>3</sub> , 2l <sub>O</sub> -2l <sub>3</sub>	0.4
1E <sub>O</sub> , 2E <sub>O</sub> , S <sub>0</sub> , S <sub>1</sub>	1

NOTE: Unit Load is  $\Delta I_{CC}$  limit specified in DC Electrical Table, e.g., 360µA max at 25°C.

# Switching Specifications Input $t_r$ , $t_f = 6ns$

		TEST	V <sub>CC</sub>	25°C			-40°C TO 85°C		-55°C TO 125°C		
PARAMETER	SYMBOL	CONDITIONS	(V)	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNITS
HC TYPES	-										
Propagation Delay	t <sub>PLH,</sub>	C <sub>L</sub> = 50pF	2	-	-	175	-	220	-	265	ns
Select to Outputs	<sup>t</sup> PHL	HL	4.5	-	-	35	-	44	-	53	ns
		C <sub>L</sub> =15pF	5	-	14	-	-	-	-	-	ns
		C <sub>L</sub> = 50pF	6	-	-	30	-	37	-	45	ns

# Switching Specifications Input $t_r$ , $t_f$ = 6ns (Continued)

		TEST	v <sub>cc</sub>		25°C			С ТО °С		C TO 5°C	
PARAMETER	SYMBOL	CONDITIONS	(V)	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNITS
Data to Outputs	t <sub>PLH,</sub>	C <sub>L</sub> = 50pF	2	-	-	175	-	220	-	265	ns
	t <sub>PHL</sub>		4.5	-	-	35	-	44	-	53	ns
		C <sub>L</sub> =15pF	5	-	14	-	-	-	-	-	ns
		C <sub>L</sub> = 50pF	6	-	-	30	-	37	-	45	ns
Disable Delay Times	t <sub>PHZ</sub> , t <sub>PLZ</sub>	C <sub>L</sub> = 50pF	2	-	-	150	-	190	-	225	ns
		C <sub>L</sub> = 50pF	4.5	-	-	30	-	38	-	45	ns
		CL = 15pF	5	-	12	-	-	-	-	-	ns
		C <sub>L</sub> = 50pF	6	-	-	26	-	33	-	38	ns
Enable Delay Times	t <sub>PZH</sub> ,	C <sub>L</sub> = 50pF	2	-	-	110	-	140	-	165	ns
	t <sub>PZL</sub>	CL = 50pF	4.5	-	-	22	-	28	-	33	ns
		CL = 15pF	5	-	9	-	-	-	-	-	ns
		CL = 50pF	6	-	-	19	-	24	-	28	ns
Output Transition Times	t <sub>TLH</sub> , t <sub>THL</sub>	C <sub>L</sub> = 50pF	2	-	-	60	-	75	-	90	ns
			4.5	-	-	12	-	15	-	18	ns
			6	-	-	10	-	13	-	15	ns
Input Capacitance	Cl	-	-	-	-	10	-	10	-	10	pF
Three-State Output Capacitance	СО	-	-	-	-	20	-	20	-	20	pF
Power Dissipation Capacitance (Notes 4, 5)	C <sub>PD</sub>	-	5	-	46	-	-	-	=	-	pF
HCT TYPES					•						
Propagation Delay Select to Outputs	t <sub>PLH</sub> , t <sub>PHL</sub>	C <sub>L</sub> = 50pF	4.5	-	-	40	-	50	-	60	ns
		C <sub>L</sub> =15pF	5	-	16	-	-		-	-	ns
Data to Outputs	t <sub>PLH</sub> ,	C <sub>L</sub> = 50pF	4.5	-	-	38	-	48	-	57	ns
	tPHL	C <sub>L</sub> =15pF	5	-	16	-	-	-	-	-	ns
Disable Delay Times	t <sub>PLH</sub> ,	C <sub>L</sub> = 50pF	4.5	-		30	-	38	-	45	ns
	t <sub>PHL</sub>	C <sub>L</sub> =15pF	5	-	12	-	-	-	-	-	ns
Enable Delay Times	t <sub>PZH</sub> ,	C <sub>L</sub> = 50pF	4.5	-	-	30	-	38	-	45	ns
	t <sub>PZL</sub>	C <sub>L</sub> =15pF	5	-	12	-	-	-	-	-	ns
Output Transition Time	t <sub>TLH</sub> , t <sub>THL</sub>	C <sub>L</sub> = 50pF	4.5	-	-	12	-	15	-	18	ns
Input Capacitance	C <sub>IN</sub>	-	-	-	-	10	-	10	-	10	pF
Three-State Output Capacitance	CO	-	-	-	-	20	-	20	-	20	pF
Power Dissipation Capacitance (Notes 4, 5)	C <sub>PD</sub>	-	5	-	52	1	ı	-	-	-	pF

# NOTES:

<sup>4.</sup>  $C_{\mbox{\scriptsize PD}}$  is used to determine the dynamic power consumption, per multiplexer.

<sup>5.</sup>  $P_D = V_{CC}^2 f_i (C_{PD} + C_L)$  where  $f_i$  = Input Frequency,  $C_L$  = Output Load Capacitance,  $V_{CC}$  = Supply Voltage.

# Test Circuits and Waveforms




FIGURE 1. HC AND HCT TRANSITION TIMES AND PROPAGA-TION DELAY TIMES, COMBINATION LOGIC




FIGURE 2. HCT TRANSITION TIMES AND PROPAGATION DELAY TIMES, COMBINATION LOGIC




FIGURE 3. HC THREE-STATE PROPAGATION DELAY WAVEFORM





FIGURE 4. HCT THREE-STATE PROPAGATION DELAY WAVEFORM



NOTE: Open drain waveforms  $t_{PLZ}$  and  $t_{PZL}$  are the same as those for three-state shown on the left. The test circuit is Output  $R_L = 1k\Omega$  to  $V_{CC}$ ,  $C_L = 50pF$ .

FIGURE 5. HC AND HCT THREE-STATE PROPAGATION DELAY TEST CIRCUIT

www.ti.com 2-Nov-2023

#### PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing		Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
CD74HC253E	ACTIVE	PDIP	N	16	25	RoHS & Green	NIPDAU	N / A for Pkg Type	-55 to 125	CD74HC253E	Samples
CD74HC253M	ACTIVE	SOIC	D	16	40	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-55 to 125	HC253M	Samples
CD74HC253MT	ACTIVE	SOIC	D	16	250	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-55 to 125	HC253M	Samples
CD74HCT253E	ACTIVE	PDIP	N	16	25	RoHS & Green	NIPDAU	N / A for Pkg Type	-55 to 125	CD74HCT253E	Samples
CD74HCT253M	LIFEBUY	SOIC	D	16	40	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-55 to 125	HCT253M	
CD74HCT253M96	LIFEBUY	SOIC	D	16	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-55 to 125	HCT253M	
CD74HCT253MT	LIFEBUY	SOIC	D	16	250	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-55 to 125	HCT253M	

<sup>(1)</sup> The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.



# PACKAGE OPTION ADDENDUM

www.ti.com 2-Nov-2023

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

# **PACKAGE MATERIALS INFORMATION**

www.ti.com 9-Aug-2022

# TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

#### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
CD74HCT253M96	SOIC	D	16	2500	330.0	16.4	6.5	10.3	2.1	8.0	16.0	Q1

**PACKAGE MATERIALS INFORMATION** 

www.ti.com 9-Aug-2022



#### \*All dimensions are nominal

	Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
ı	CD74HCT253M96	SOIC	D	16	2500	340.5	336.1	32.0

# **PACKAGE MATERIALS INFORMATION**

www.ti.com 9-Aug-2022

# **TUBE**



\*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (µm)	B (mm)
CD74HC253E	N	PDIP	16	25	506	13.97	11230	4.32
CD74HC253E	N	PDIP	16	25	506	13.97	11230	4.32
CD74HC253M	D	SOIC	16	40	507	8	3940	4.32
CD74HCT253E	N	PDIP	16	25	506	13.97	11230	4.32
CD74HCT253E	N	PDIP	16	25	506	13.97	11230	4.32
CD74HCT253M	D	SOIC	16	40	507	8	3940	4.32

# D (R-PDS0-G16)

# PLASTIC SMALL OUTLINE



NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AC.



# N (R-PDIP-T\*\*)

# PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN



NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- The 20 pin end lead shoulder width is a vendor option, either half or full width.



# IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2023, Texas Instruments Incorporated