



Integrated Device Technology, Inc.

# LOW SKEW PLL-BASED CMOS CLOCK DRIVER (WITH 3-STATE)

IDT54/74FCT88915T  
55/70/100/133  
PRELIMINARY

## FEATURES:

- 0.5 MICRON CMOS Technology
- Input frequency range: 2.5MHz – f2Q Max. spec
- Max. output frequency: 133MHz
- Pin and function compatible with MC88915T
- 5 non-inverting outputs, one inverting output, one 2x output, one +2 output; all outputs are TTL-compatible
- 3-State outputs
- Output skew < 500ps (max.)
- Duty cycle distortion < 500ps (max.)
- Part-to-part skew: 0.55ns (from tPD max. spec)
- 36/–36mA drive at CMOS output voltage levels
- Available in 28 pin PLCC, LCC and SSOP packages

## DESCRIPTION:

The IDT54/74FCT88915T uses phase-lock loop technology to lock the frequency and phase of outputs to the input reference clock. It provides low skew clock distribution for high performance PCs and workstations. One of the outputs is fed back to the PLL at the FEEDBACK input resulting in


essentially zero delay across the device. The PLL consists of the phase/frequency detector, charge pump, loop filter and VCO. The VCO is designed to run optimally between 20 MHz and f2Q Max.

The IDT54/74FCT88915T provides 8 outputs with 500ps skew. The  $\overline{Q5}$  output is inverted from the Q outputs. The 2Q runs at twice the Q frequency and Q/2 runs at half the Q frequency.

The FREQ\_SEL control provides an additional +2 option in the output path. PLL\_EN allows bypassing of the PLL, which is useful in static test modes. When PLL\_EN is low, SYNC input may be used as a test clock. In this test mode, the input frequency is not limited to the specified range and the polarity of outputs is complementary to that in normal operation (PLL\_EN = 1). The LOCK output attains logic HIGH when the PLL is in steady-state phase and frequency lock. When OE/RST is LOW, all the outputs are put in high-impedance state and registers at Q,  $\overline{Q}$  and Q/2 outputs are reset.

The IDT54/74FCT88915T requires external loop filter components as recommended in Figure 5.

## FUNCTIONAL BLOCK DIAGRAM




The IDT logo is a registered trademark of Integrated Device Technology, Inc.

3053 drw 01


MILITARY AND COMMERCIAL TEMPERATURE RANGES

APRIL 1994

## PIN CONFIGURATIONS



3053 drw 02



3053 drw 03

## PIN DESCRIPTION

Pin Name	I/O	Description
SYNC(0)	I	Reference clock input.
SYNC(1)	I	Reference clock input.
REF_SEL	I	Chooses reference between SYNC (0) & SYNC (1). (Refer to functional block diagram).
FREQ_SEL	I	Selects between +1 and +2 frequency options. (Refer to functional block diagram).
FEEDBACK	I	Feedback input to phase detector.
RC1	I	Input for external RC network (Loop filter connection).
Q0-Q4	O	Clock output.
$\overline{Q5}$	O	Inverted clock output.
2Q	O	Clock output (2 x Q frequency).
Q/2	O	Clock output (Q frequency ÷ 2).
LOCK	O	Indicates phase lock has been achieved (HIGH when locked).
OE/RST	I	Asynchronous reset (active LOW) and output enable (active HIGH). When HIGH, outputs are enabled. When LOW, outputs are in HIGH impedance.
PLL_EN	I	Disables phase-lock for low frequency testing. (Refer to functional block diagram).

3053 tbl 01

### ABSOLUTE MAXIMUM RATINGS<sup>(1)</sup>

Symbol	Rating	Commercial	Military	Unit
V <sub>TERM</sub> <sup>(2)</sup>	Terminal Voltage with Respect to GND	-0.5 to +7.0	-0.5 to +7.0	V
V <sub>TERM</sub> <sup>(3)</sup>	Terminal Voltage with Respect to GND	-0.5 to V <sub>CC</sub> +0.5	-0.5 to V <sub>CC</sub> +0.5	V
T <sub>A</sub>	Operating Temperature	-40 to +85	-55 to +125	°C
T <sub>BIAS</sub>	Temperature Under Bias	-55 to +125	-65 to +135	°C
T <sub>STG</sub>	Storage Temperature	-55 to +125	-65 to +150	°C
I <sub>OUT</sub>	DC Output Current	-60 to +120	-60 to +120	mA

3053 tbl 02

#### NOTES:

- Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability. No terminal voltage may exceed V<sub>CC</sub> by +0.5V unless otherwise noted.
- Input and V<sub>CC</sub> terminals.
- Output and I/O terminals.

### CAPACITANCE (T<sub>A</sub> = +25°C, f = 1.0MHz)

Symbol	Parameter <sup>(1)</sup>	Conditions	Typ.	Max.	Unit
C <sub>IN</sub>	Input Capacitance	V <sub>IN</sub> = 0V	4.5	6.0	pF
C <sub>OUT</sub>	Output Capacitance	V <sub>OUT</sub> = 0V	5.5	8.0	pF

#### NOTE:

3053 Ink 03

- This parameter is measured at characterization but not tested.

### DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE

Following Conditions Apply Unless Otherwise Specified:

Commercial: T<sub>A</sub> = -40°C to 85°C, V<sub>CC</sub> = 5.0V ±5%

Symbol	Parameter	Test Conditions <sup>(1)</sup>	Min.	Typ. <sup>(2)</sup>	Max.	Unit
V <sub>IH</sub>	Input HIGH Level	Guaranteed Logic HIGH Level	2.0	—	—	V
V <sub>IL</sub>	Input LOW Level	Guaranteed Logic LOW Level	—	—	0.8	V
I <sub>IH</sub>	Input HIGH Current	V <sub>CC</sub> = Max., V <sub>I</sub> = V <sub>CC</sub>	—	—	±1	μA
I <sub>IL</sub>	Input LOW Current		V <sub>I</sub> = GND	—	—	±1
I <sub>OZH</sub>	High Impedance Output Current	V <sub>CC</sub> = Max., V <sub>O</sub> = 2.7V	—	—	±1	μA
I <sub>OZL</sub>			V <sub>O</sub> = 0.5V	—	—	±1
V <sub>IK</sub>	Clamp Diode Voltage	V <sub>CC</sub> = Min., I <sub>IN</sub> = -18mA	—	-0.7	-1.2	V
I <sub>OHD</sub>	Output Drive Current	V <sub>CC</sub> = Max., V <sub>OH</sub> = 3.85V <sup>(3)</sup>	-88	—	—	mA
I <sub>OLD</sub>	Output Drive Current	V <sub>CC</sub> = Max., V <sub>OL</sub> = 1.0V <sup>(3)</sup>	88	—	—	mA
V <sub>H</sub>	Input Hysteresis	—	—	100	—	mV
V <sub>OH</sub>	Output HIGH Voltage	V <sub>CC</sub> = Min., I <sub>OH</sub> = -36mA	V <sub>CC</sub> - 75	4.55	—	V
V <sub>OL</sub>	Output LOW Voltage	V <sub>CC</sub> = Min., I <sub>OL</sub> = 36mA	—	0.27	0.44	V
I <sub>CC1</sub> I <sub>CC2</sub> I <sub>CCZ</sub>	Quiescent Power Supply Current	V <sub>CC</sub> = Max., V <sub>IN</sub> = GND or V <sub>CC</sub> (Test mode, RC1 connected to AGND)	—	2.0	4.0	mA

#### NOTES:

3053 tbl 04

- For conditions shown as Max. or Min., use appropriate value specified under Electrical Characteristics for the applicable device type.
- Typical values are at V<sub>CC</sub> = 5.0V, +25°C ambient.
- Not more than one output should be tested at one time. Duration of the test should not exceed one second.

### POWER SUPPLY CHARACTERISTICS

Symbol	Parameter	Test Conditions <sup>(1)</sup>		Min.	Typ. <sup>(2)</sup>	Max.	Unit
$\Delta I_{CC}$	Quiescent Power Supply Current TTL Inputs HIGH	V <sub>CC</sub> = Max. V <sub>IN</sub> = V <sub>CC</sub> - 2.1V <sup>(3)</sup>		—	0.5	1.5	mA
I <sub>CCD</sub>	Dynamic Power Supply Current <sup>(4)</sup>	V <sub>CC</sub> = Max. All Outputs Open	V <sub>IN</sub> = V <sub>CC</sub> V <sub>IN</sub> = GND	—	0.5	0.7	mA/ MHz
CPD	Power Dissipation Capacitance	50% Duty Cycle		—	25	40	pF
I <sub>C</sub>	Total Power Supply Current <sup>(5,6)</sup>	V <sub>CC</sub> = Max. PLL_EN = 1, LOCK = 1, FEEDBACK = Q4 SYNC frequency = 50MHz. Q4 loaded with 50pF All other outputs open		—	65	80	mA
		V <sub>CC</sub> = Max. PLL_EN = 1, LOCK = 1, FEEDBACK = Q4 SYNC frequency = 50MHz. Q4 loaded with 50Ω Thevenin termination. All other outputs open		—			mA
PD1	Power Dissipation	50Ω Thevenin termination @ 50MHz		—	184	—	mW
PD2	Power Dissipation	50Ω parallel termination to GND @ 50MHz		—	456	—	mW

**NOTES:**

3053 tbl 05

- For conditions shown as Max. or Min., use appropriate value specified under Electrical Characteristics.
- Typical values are at V<sub>CC</sub> = 5.0V, +25°C ambient.
- Per TTL driven input; all other inputs at V<sub>CC</sub> or GND.
- This parameter is not directly testable, but is derived for use in Total Power Supply Calculations. It is derived with Q frequency as the reference.
- Values for these conditions are examples of the I<sub>CC</sub> formula. These limits are guaranteed but not tested.
- I<sub>C</sub> = I<sub>QUIESCENT</sub> + I<sub>INPUTS</sub> + I<sub>DYNAMIC</sub>  
 I<sub>C</sub> = I<sub>CC</sub> +  $\Delta I_{CC}$  DHNT + I<sub>CCD</sub> (f) + I<sub>LOAD</sub>  
 I<sub>CC</sub> = Quiescent Current (I<sub>CC1</sub>, I<sub>CC2</sub> and I<sub>CC3</sub>)  
 $\Delta I_{CC}$  = Power Supply Current for a TTL High Input  
 DH = Duty Cycle for TTL Inputs High  
 NT = Number of TTL Inputs at DH  
 I<sub>CCD</sub> = Dynamic Current Caused by an Input Transition Pair (HLH or LHL)  
 f = 2Q frequency  
 I<sub>LOAD</sub> = Dynamic Current due to load.

### SYNC INPUT TIMING REQUIREMENTS

Symbol	Parameter	Min.	Max.	Unit
TRISE/FALL	Rise/Fall Times, SYNC inputs (0.8V to 2.0V)	—	3.0	ns
Frequency	Input Frequency, SYNC Inputs	2.5 <sup>(1)</sup>	2Q f <sub>max</sub>	MHz
Duty Cycle	Input Duty Cycle, SYNC Inputs	25%	75%	—

3053 tbl 06

### OUTPUT FREQUENCY SPECIFICATIONS

Symbol	Parameter	Min.	Max. <sup>(2)</sup>				Unit
			55	70	100	133	
f <sub>2Q</sub>	Operating frequency 2Q Output	10	55	70	100	133	MHz
f <sub>Q</sub>	Operating frequency Q0-Q4, Q5 Outputs	5	27.5	35	50	66.7	MHz
f <sub>Q/2</sub>	Operating frequency Q/2 Output	2.5	13.75	17.5	25	33.3	MHz

**NOTES:**

3053 tbl 07

- Note 8 in "General AC Specification Notes" and Figure 5 describes this specification and its actual limits depending on the feedback connection.
- Maximum operating frequency is guaranteed with the part in a phase locked condition and all outputs loaded.

**SWITCHING CHARACTERISTICS OVER OPERATING RANGE**

Symbol	Parameter	Condition <sup>(1)</sup>	Min.	Max.	Unit
tRISE/FALL Q, $\bar{Q}$ , Q/2 Outputs <sup>(3)</sup>	Rise/Fall Time (between 0.2 V <sub>CC</sub> and 0.8 V <sub>CC</sub> )	Load = 50Ω to V <sub>CC</sub> /2	1.0 <sup>(2)</sup>	2.5	ns
tRISE/FALL 2Q Output <sup>(3)</sup>	Rise/Fall Time (between 0.8V and 2.0 V)	CL = 20pF & termination <sup>(7)</sup>	0.5 <sup>(2)</sup>	1.6	ns
tPULSE WIDTH All Outputs <sup>(3)</sup>	Output Pulse Width 2Q, Q0-Q4, $\bar{Q}5$ , Q/2 @ V <sub>CC</sub> /2	Load = 50Ω to V <sub>CC</sub> /2	0.5tc <sub>CYCLE</sub> - 0.5 <sup>(5)</sup>	0.5tc <sub>CYCLE</sub> + 0.5 <sup>(5)</sup>	ns
tPULSE WIDTH 2Q Output <sup>(3)</sup>	Output Pulse Width 2Q @ 1.5V	Termination as in note 7	0.5tc <sub>CYCLE</sub> - 0.5 <sup>(5)</sup>	0.5tc <sub>CYCLE</sub> + 0.5 <sup>(5)</sup>	ns
tPD SYNC-FEEDBACK <sup>(3)</sup>	SYNC input to FEEDBACK delay (measured at SYNC0 or 1 and FEEDBACK input pins)	With 1MΩ from RC1 to Analog V <sub>CC</sub> <sup>(9)</sup>	-1.05	-0.5	ns
		With 1MΩ from RC1 to Analog GND <sup>(9)</sup>	1.25	3.25	ns
tSKEW <sub>r</sub> (rising) <sup>(3,4)</sup>	Output to Output Skew between outputs 2Q, Q0-Q4, Q/2 (rising edges only)	Load = 50Ω to V <sub>CC</sub> /2	—	500	ps
tSKEW <sub>f</sub> (falling) <sup>(3,4)</sup>	Output to Output Skew between outputs 2Q, Q0-Q4, Q/2 (falling edges only)		—	500	ps
tSKEW <sub>all</sub> <sup>(3,4)</sup>	Output to Output Skew 2Q, Q/2, Q0-Q4 rising, $\bar{Q}5$ falling		—	500	ps
tLOCK <sup>(6)</sup>	Time required to acquire Phase-Lock from time SYNC input signal is received		1 <sup>(2)</sup>	10	ns
tPZH tPZL	Output Enable Time OE/RST (LOW-to-HIGH) to Q, 2Q, Q/2, $\bar{Q}$		3.0 <sup>(2)</sup>	14	ns
tPHZ tPLZ	Output Disable Time OE/RST (HIGH-to-LOW) to Q, 2Q, Q/2, $\bar{Q}$		3.0 <sup>(2)</sup>	14	ns


3053 tbl 06

**GENERAL AC SPECIFICATION NOTES:**

- See test circuit and waveforms.
- Minimum limits are guaranteed but not tested.
- These specifications are guaranteed but not production tested.
- Under equally loaded conditions, as specified under test conditions, and at a fixed temperature and voltage.
- tc<sub>CYCLE</sub> = 1/frequency at which each output (Q,  $\bar{Q}$ , Q/2 or 2Q) is expected to run.
- With V<sub>CC</sub> fully powered-on and an output properly connected to the FEEDBACK pin. t<sub>LOCK</sub> Max. is with C1 = 0.1μF, t<sub>LOCK</sub> Min. is with C1 = 0.01μF. (Where C1 is loop filter capacitor shown in Figure 4).

**NOTES:**

7. These two specs (  $t_{RISE/FALL}$  and  $t_{PULSE\ WIDTH\ 2Q}$  output) guarantee that the FCT88915T meets the 68040 P-Clock input specification. For these two specs to be guaranteed by IDT, the termination scheme shown in the figure below must be used.




**Figure 1. MC68040 P-Clock Input Termination Scheme**

8. The wiring diagrams and written explanations of Figure 6 demonstrate the input and output frequency relationships for various possible feedback configurations. The allowable SYNC input range to stay in the phase-locked condition is also indicated. There are two allowable SYNC frequency ranges, depending on whether  $FREQ\_SEL$  is HIGH or LOW. Also it is possible to feed back the Q5 output, thus creating a 180° phase shift between the SYNC input and the Q outputs. The table below summarizes the allowable SYNC frequency range for each possible configuration.

FREQ_SEL Level	Feedback Output	Allowable SYNC Input Frequency Range (MHz)	Corresponding VCO Frequency Range	Phase Relationship of the Q Outputs to Rising SYNC Edge
HIGH	Q/2	5 to (2Q fMAX Spec)/4	20 to (2Q fMAX Spec)	0°
HIGH	Any Q (Q0-Q4)	10 to (2Q fMAX Spec)/2	20 to (2Q fMAX Spec)	0°
HIGH	Q5	10 to (2Q fMAX Spec)/2	20 to (2Q fMAX Spec)	180°
HIGH	2Q	20 to (2Q fMAX Spec)	20 to (2Q fMAX Spec)	0°
LOW	Q/2	2.5 to (2Q fMAX Spec)/8	20 to (2Q fMAX Spec)	0°
LOW	Any Q (Q0-Q4)	5 to (2Q fMAX Spec)/4	20 to (2Q fMAX Spec)	0°
LOW	Q5	5 to (2Q fMAX Spec)/4	20 to (2Q fMAX Spec)	180°
LOW	2Q	10 to (2Q fMAX Spec)/2	20 to (2Q fMAX Spec)	0°

3053 tbl 09

9. A 1MΩ resistor tied to either Analog Vcc or Analog GND as shown below is required. This technique causes a phase offset between the SYNC input and the output connected to the FEEDBACK input, measured at the input pins. The t<sub>PD</sub> spec describes how this offset varies with process, temperature and voltage. Measurements were made with a 10MHz SYNC input and the Q/2 output feedback. The phase measurements were made at 1.5V. The Q/2 output was terminated at the FEEDBACK input with 100Ω to Vcc and 100Ω to ground.



3053 drw 05

Figure 2a. Resistor To Analog GND Connection

With the resistor tied to Analog GND, the t<sub>PD</sub> specification measured at the input pins is:





Figure 2b. SYNC To Feedback Offset Resulting From Connection Shown In Fig 2a



3053 drw 06

Figure 3a. Resistor To Analog Vcc Connection

With resistor tied to Analog Vcc, the t<sub>PD</sub> specification measured at the input pins is:




Figure 3b. SYNC To Feedback Offset Resulting From Connection Shown In Fig 3a




Figure 4. Recommended Loop Filter and Analog Isolation Scheme for the FCT88915T

**NOTES:**


1. Figure 4 shows a loop filter and analog isolation scheme which will be effective in most applications. The following guidelines should be followed to ensure stable and jitter-free operation:
  - a. All loop filter and analog isolation components should be tied as close to the package as possible. Stray current passing through the parasitics of long traces can cause undesirable voltage transients at the RC1 pin.
  - b. The 47Ω resistors, the 10µF low frequency bypass capacitor and the 0.1µF high frequency bypass capacitor form a wide bandwidth filter that will minimize the 88915T's sensitivity to voltage transients from the system digital Vcc supply and ground planes. This filter will typically ensure that a 100mV step deviation on the digital Vcc supply will cause no more than a 100ps phase deviation on the 88915T outputs. A 250mV step deviation on Vcc using the recommended filter values should cause no more than a 250ps phase deviation. If a 25µF bypass capacitor is used (instead of 10µF) a 250mV Vcc step should cause no more than a 100ps phase deviation.  
 If good bypass techniques are used on a board design near components which may cause digital Vcc and ground noise, the above described Vcc step deviations should not occur at the 88915T's digital Vcc supply. The purpose of the bypass filtering scheme shown in figure 4 is to give the 88915T additional protection from the power supply and ground plane transients that can occur in a high frequency, high speed digital system.
  - c. There are no special requirements set forth for the loop filter resistors. The loop filter capacitor (0.1µF) can be a ceramic chip capacitor, the same as a standard bypass capacitor.
  - d. The reference resistor injects current into the internal charge pump of the PLL, causing a fixed offset between the outputs and the SYNC input.
2. In addition to the bypass capacitors used in the analog filter of figure 4 there should be a 0.1µF bypass capacitor between each of the other (digital) four Vcc pins and the board ground plane. This will reduce output switching noise caused by the 88915T outputs, in addition to reducing potential for noise in the "analog" section of the chip. These bypass capacitors should also be tied as close to the 88915T package as possible.



The frequency relationship shown here is applicable to all Q outputs (Q0, Q1, Q2, Q3 and Q4).

### 1:2 INPUT TO "Q" OUTPUT FREQUENCY RELATIONSHIP

In this application, the Q/2 output is connected to the FEEDBACK input. The internal PLL will line up the positive edges of Q/2 and SYNC, thus the Q/2 frequency will equal the SYNC frequency. The Q outputs (Q0-Q4, Q5) will always run at 2X the Q/2 frequency, and the 2Q output will run at 4X the Q/2 frequency.




Allowable Input Frequency Range:  
 5MHz to (f2Q FMAX Spec) / 4 (for FREQ\_SEL HIGH)  
 2.5MHz to (f2Q FMAX Spec) / 8 (for FREQ\_SEL LOW)

Figure 5a. Wiring Diagram and Frequency Relationships With Q/2 Output Feedback

### 1:1 INPUT TO "Q" OUTPUT FREQUENCY RELATIONSHIP

In this application, the Q4 output is connected to the FEEDBACK input. The internal PLL will line up the positive edges of Q4 and SYNC, thus the Q4 frequency (and the rest of the "Q" outputs) will equal the SYNC frequency. The Q/2 output will always run at 1/2 the Q frequency, and the 2Q output will run at 2X the Q frequency.




Allowable Input Frequency Range:  
 10MHz to (f2Q FMAX Spec)/2 (for FREQ\_SEL HIGH)  
 5MHz to (f2Q FMAX Spec)/4 (for FREQ\_SEL LOW)

Figure 5b. Wiring Diagram and Frequency Relationships With Q4 Output Feedback

### 2:1 INPUT TO "Q" OUTPUT FREQUENCY RELATIONSHIP

In this application, the 2Q output is connected to the FEEDBACK input. The internal PLL will line up the positive edges of 2Q and SYNC, thus the 2Q frequency will equal the SYNC frequency. The Q/2 output will always run at 1/4 the 2Q frequency, and the Q output will run at 1/2 the 2Q frequency.



Allowable Input Frequency Range:  
 20MHz to (f2Q FMAX Spec) (for FREQ\_SEL HIGH)  
 10MHz to (f2Q FMAX Spec)/2 (for FREQ\_SEL LOW)

Figure 5c. Wiring Diagram and Frequency Relationships With 2Q Output Feedback




Figure 6. Multiprocessing Application Using the FCT88915T for Frequency Multiplication and Low Board-to-Board skew

**FCT88915T System Level Testing Functionality**


When the PLL\_EN pin is LOW, the PLL is bypassed and the FCT88915T is in low frequency "test mode". In test mode (with FREQ\_SEL HIGH), the 2Q output is inverted from the selected SYNC input, and the Q outputs are divide-by-2 (negative edge triggered) of the SYNC input, and the Q/2 output is divide-by-4 (negative edge triggered). With FREQ\_SEL LOW the 2Q output is divide-by-2 of the SYNC, the Q outputs divide-by-4, and the Q/2 output divide-by-8.

These relationships can be seen in the block diagram. A recommended test configuration would be to use SYNC0 or SYNC1 as the test clock input, and tie PLL\_EN and REF\_SEL together and connect them to the test select logic.


This functionality is needed since most board-level testers run at 1 MHz or below, and the FCT 88915T cannot lock onto that low of an input frequency. In the test mode described above, any test frequency test can be used.

**TEST CIRCUITS AND WAVEFORMS**


**50Ω to Vcc/2**



**ENABLE AND DISABLE TEST CIRCUIT**



**PROPAGATION DELAY, OUTPUT SKEW**




(These waveforms represent the configuration shown in Figure 6a)

**NOTES:**

1. The FCT88915T aligns rising edges of the FEEDBACK input and SYNC input, therefore the SYNC input does not require a 50% duty cycle.
2. All skew specs are measured between the Vcc/2 crossing point of the appropriate output edges. All skews are specified as "windows", not as ± deviation around a center point.
3. If a Q output is connected to the FEEDBACK input (this situation is not shown), the Q output frequency would match the SYNC input frequency, the 2Q output would run at twice the SYNC frequency and the Q/2 output would run at half the SYNC frequency.

**ENABLE AND DISABLE TIMES**



**NOTES:**

1. Diagram shown for input Control Enable-LOW and input Control Disable-HIGH
2. Pulse Generator for All Pulses:  $t_r \leq 2.5ns$ ;  $t_f \leq 2.5ns$

**SWITCH POSITION**

Test	Switch
Disable Low Enable Low	Closed
Disable High Enable High	Open

**DEFINITIONS:**

CL= Load capacitance: includes jig and probe capacitance.  
 RT= Termination resistance: should be equal to ZOUT of the Pulse Generator.

**ORDERING INFORMATION**

IDT	XX	FCT	XXXX	X	X	X	
Temp. Range			Device Type	Speed	Package	Process	
							Blank
							B
							Commercial MIL-STD-883, Class B
							J
							PY
							L
							55
							70
							100
							133
							55MHz Max. frequency 70MHz Max. frequency 100MHz Max. frequency 133MHz Max. frequency
							88915T
							Low skew PLL-based CMOS clock driver
							54
							74
							-55°C to +125°C 0°C to +70°C

3053 drw 18