

LOW SKEW PLL-BASED **CMOS CLOCK DRIVER** (WITH 3-STATE)

IDT54/74FCT88915T 55/70/100/133 **PRELIMINARY**

FEATURES:

- 0.5 MICRON CMOS Technology
- Input frequency range: 2.5MHz f2Q Max. spec
- · Max. output frequency: 133MHz
- · Pin and function compatible with MC88915T
- 5 non-inverting outputs, one inverting output, one 2x output, one +2 output; all outputs are TTL-compatible
- · 3-State outputs
- · Output skew < 500ps (max.)
- Duty cycle distortion < 500ps (max.)
- · Part-to-part skew: 0.55ns (from tPD max. spec)
- · 36/-36mA drive at CMOS output voltage levels
- Available in 28 pin PLCC, LCC and SSOP packages

DESCRIPTION:


The IDT54/74FCT88915T uses phase-lock loop technology to lock the frequency and phase of outputs to the input reference clock. It provides low skew clock distribution for high performance PCs and workstations. One of the outputs is fed back to the PLL at the FEEDBACK input resulting in essentially zero delay across the device. The PLL consists of the phase/frequency detector, charge pump, loop filter and VCO. The VCO is designed to run optimally between 20 MHz and f2Q Max.

The IDT54/74FCT88915T provides 8 outputs with 500ps skew. The $\overline{Q5}$ output is inverted from the Q outputs. The 2Q runs at twice the Q frequency and Q/2 runs at half the Q frequency.

The FREQ SEL control provides an additional + 2 option in the output path. PLL_EN allows bypassing of the PLL, which is useful in static test modes. When PLL EN is low, SYNC input may be used as a test clock. In this test mode, the input frequency is not limited to the specified range and the polarity of outputs is complementary to that in normal operation (PLL EN = 1). The LOCK output attains logic HIGH when the PLL is in steady-state phase and frequency lock. When OE/ RST is LOW, all the outputs are put in high-impedance state and registers at Q, Q and Q/2 outputs are reset.


The IDT54/74FCT88915T requires external loop filter components as recommended in Figure 5.

FUNCTIONAL BLOCK DIAGRAM



APRIL 1994

PIN CONFIGURATIONS



PIN DESCRIPTION

Pin Name	1/0	Description	
SYNC(0)	I	Reference clock input.	
SYNC(1)	Ī	Reference clock input.	
REF_SEL	1	Chooses reference between SYNC (0) & SYNC (1). (Refer to functional block diagram).	
FREQ_SEL	1	Selects between +1 and +2 frequency options. (Refer to functional block diagram).	
FEEDBACK	1	Feedback input to phase detector.	
RC1	1	Input for external RC network (Loop filter connection).	
Q0-Q4	0	Clock output.	
Q5	0	Inverted clock output.	
2Q	0	Clock output (2 x Q frequency).	
Q/2	0	Clock output (Q frequency ÷ 2).	
LOCK	0	Indicates phase lock has been achieved (HIGH when locked).	
OE/RST	I	Asynchronous reset (active LOW) and output enable (active HIGH). When HIGH, outputs are enabled. When LOW, outputs are in HIGH impedance.	
PLL_EN	1	Disables phase-lock for low frequency testing. (Refer to functional block diagram).	

ABSOLUTE MAXIMUM RATINGS(1)

Symbol	Rating	Commercial	Military	Unit
VTERM(2)	Terminal Voltage with Respect to GND	-0.5 to +7.0	-0.5 to +7.0	>
VTERM(3)	Terminal Voltage with Respect to GND	-0.5 to Vcc +0.5	-0,5 to Vcc +0.5	>
TA	Operating Temperature	-40 to +85	-55 to +125	ç
TBIAS	Temperature Under Bias	-55 to +125	-65 to +135	ò
Tstg	Storage Temperature	-55 to +125	-65 to +150	Č
lout	DC Output Current	-60 to +120	-60 to +120	mA

CAPACITANCE ($TA = +25^{\circ}C$, f = 1.0MHz)

Symbol	Parameter(1)	Conditions	Тур.	Max.	Unit
Cin	Input Capacitance	VIN = OV	4.5	6.0	pF
Соит	Output Capacitance	Vout = 0V	5.5	8.0	pF
NOTE:				30	53 lnk 03

1. This parameter is measured at characterization but not tested.

NOTES:

- 1. Stresses greater than those listed under ABSOLUTE MAXIMUM RAT-INGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability. No terminal voltage may exceed Vcc by +0.5V unless otherwise noted.
- 2. Input and Vcc terminals.
- 3. Output and I/O terminals.

DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE

Following Conditions Apply Unless Otherwise Specified: Commercial: $T_A = -40^{\circ}C$ to $85^{\circ}C$, $V_{CC} = 5.0V \pm 5\%$

Symbol	Parameter	Test Cor	nditions ⁽¹⁾	Min.	Typ. ⁽²⁾	Max.	Unit
VIH	Input HIGH Level	Guaranteed Logic H	IGH Level	2.0	1	_	٧
VIL	Input LOW Level	Guaranteed Logic Logic	OW Level		1	0.8	٧
ИН	Input HIGH Current	Vcc = Max.	VI = VCC		1	±1	μА
HL	Input LOW Current		VI = GND		1	±1	μΑ
lozh	High Impedance Output Current	Vcc = Max.	Vo = 2.7V		-	±1	μΑ
lozL	1		Vo = 0.5V	_	-	±1	μΑ
Vik	Clamp Diode Voltage	Vcc = Min., lin = -18mA		_	-0.7	-1.2	٧
Іоно	Output Drive Current	Vcc = Max., VoH = 3.85V ⁽³⁾		-88			mΑ
lord	Output Drive Current	Vcc = Max., Vol =	1.0V ⁽³⁾	88	_		mA
Vн	Input Hysteresis				100	_	m۷
Vон	Output HIGH Voltage	VCC = Min. IOH = -36mA		VCC75	4.55	L –	٧
Vol	Output LOW Voltage	Vcc = Min. IoL = 36mA		_	0.27	0.44	٧
ICCL ICCH ICCZ	Quiescent Power Supply Current	Vcc = Max., Vin = GND or Vcc (Test mode, RC1 connected to AGND)		_	2.0	4.0	mA

9.8

NOTES:

3053 tbl 04

- 1. For conditions shown as Max, or Min., use appropriate value specified under Electrical Characteristics for the applicable device type.
- 2. Typical values are at Vcc = 5.0V, +25°C ambient.
- 3. Not more than one output should be tested at one time. Duration of the test should not exceed one second

POWER SUPPLY CHARACTERISTICS

Symbol	Parameter	Test Con	ditions ⁽¹⁾	Min.	Typ.(2)	Max.	Unit
Δlcc	Quiescent Power Supply Current TTL Inputs HIGH	Vcc = Max. Vin = Vcc -2.1V ⁽³⁾		_	0.5	1.5	mA
ICCD	Dynamic Power Supply Current ⁽⁴⁾	Vcc = Max. All Outputs Open	VIN = VCC VIN = GND		0.5	0.7	mA/ MHz
CPD	Power Dissipation Capacitance	50% Duty Cycle			25	40	рF
lc	Total Power Supply Current(5,6)	Vcc = Max. PLL_EN = 1, LOCK = 1, FEEDBACK = Q4 SYNC frequency = 50MHz. Q4 loaded with 50pF All other outputs open			65	80	mA
		Vcc = Max. PLL_EN = 1, LOCK = 1, FEEDBACK = Q4 SYNC frequency = 50MHz. Q4 loaded with 50Ω Thevenin termination. All other outputs open		_			mA
PD1	Power Dissipation	50Ω Thevenin termination @ 50MHz			184	_	mW
PD2	Power Dissipation	50Ω parallel termination	to GND @ 50MHz	_	456	_	mW

NOTES:

- 1. For conditions shown as Max. or Min., use appropriate value specified under Electrical Characteristics
- 2. Typical values are at Vcc = 5.0V, +25°C ambient.
- 3. Per TTL driven input; all other inputs at Vcc or GND.
- 4. This parameter is not directly testable, but is derived for use in Total Power Supply Calculations. It is derived with Q frequency as the reference.
- 5. Values for these conditions are examples of the lcc formula. These limits are guaranteed but not tested.
- 6. Ic = IQUIESCENT + INPUTS + IDYNAMIC

Ic = Icc + ΔIcc DHNT + IccD (f) + ILOAD

Icc = Quiescent Current (IccL, IccH and Iccz)

Δlcc = Power Supply Current for a TTL High Input

DH = Duty Cycle for TTL Inputs High

NT = Number of TTL Inputs at DH

ICCD = Dynamic Current Caused by an Input Transition Pair (HLH or LHL)

f = 2Q frequency

ILOAD = Dynamic Current due to load.

SYNC INPUT TIMING REQUIREMENTS

	0.1.1.1.1.1.1.1.1.1.1.1.1.1.1.1.1.1.1.1			
Symbol	Parameter	Min.	Max.	Unit
TRISE/FALL	Rise/Fall Times, SYNC inputs (0.8V to 2.0V)	_	3.0	ns
Frequency	Input Frequency, SYNC Inputs	2.5 ⁽¹⁾	2Q fmax	MHz
Duty Cycle	Input Duty Cycle, SYNC Inputs	25%	75%	

3053 tbl 06

OUTPUT FREQUENCY SPECIFICATIONS

				М	ax. ⁽²⁾		
Symbol	Parameter	Min.	55	70	100	133	Unit
f2Q	Operating frequency 2Q Output	10	55	70	100	133	MHz
fQ	Operating frequency Q0-Q4, Q5 Outputs	5	27.5	35	50	66.7	MHz
fQ/2	Operating frequency Q/2 Output	2.5	13.75	17.5	25	33.3	MHz

NOTES:

3053 tbl 07

- 1. Note 8 in "General AC Specification Notes" and Figure 5 describes this specification and its actual limits depending on the feedback connection.
- 2. Maximum operating frequency is guaranteed with the part in a phase locked condition and all outputs loaded.

SWITCHING CHARACTERISTICS OVER OPERATING RANGE

Symbol	Parameter	Condition ⁽¹⁾	Min.	Max.	Unit
tRISE/FALL Q, Q, Q/2 Outputs ⁽³⁾	Rise/Fall Time (between 0.2 Vcc and 0.8 Vcc)	Load = 50Ω toVcc/2	1.0 ⁽²⁾	2.5	ns
tRISE/FALL 2Q Output ⁽³⁾			0.5 ⁽²⁾	1.6	ns
tPULSE WIDTH All Outputs ⁽³⁾	Output Pulse Width 2Q, Q0-Q4, Q5, Q/2 @ Vcc/2	Load = 50Ω to Vcc/2	0.5tcycle - 0.5 ⁽⁵⁾	0.5tcycle + 0.5 ⁽⁵⁾	ns
tPULSE WIDTH 2Q Output ⁽³⁾	Output Pulse Width 2Q @ 1.5V	Termination as in note 7	0.5tcYcLE 0.5 ⁽⁵⁾	0.5tcycle + 0.5 ⁽⁵⁾	ns
tPD SYNC-FEEDBACK ⁽³⁾	SYNC input to FEEDBACK delay (measured at SYNC0 or 1 and FEEDBACK input pins)	With 1MΩ from RC1 to Analog Vcc ⁽⁹⁾	-1.05	-0.5	ns
		With 1M Ω from RC1 to Analog GND ⁽⁹⁾	1.25	3.25	ns
tskewr (rising) ^(3,4)	Output to Output Skew between outputs 2Q, Q0-Q4, Q/2 (rising edges only)	Load = 50Ω to Vcc/2	_	500	ps
tskewf (falling) ^(3,4)	Output to Output Skew between outputs 2Q, Q0-Q4, Q/2 (falling edges only)		_	500	ps
tskewall (3,4)	Output to Output Skew 2Q, Q/2, Q0-Q4 rising, Q5 falling		_	500	ps
tLOCK ⁽⁶⁾	Time required to acquire Phase-Lock from time SYNC input signal is received		1(2)	10	ns
tpzh tpzL	Output Enable Time OE/RST (LOW-to-HIGH) to Q, 2Q, Q/2, Q		3.0 ⁽²⁾	14	ns
tPHZ tPLZ	Output Disable Time OE/RST (HIGH-to-LOW) to Q, 2Q, Q/2, Q		3.0 ⁽²⁾	14	ns

GENERAL AC SPECIFICATION NOTES:

See test circuit and waveforms.

- 2. Minimum limits are guaranteed but not tested.
- These specifications are guaranteed but not production tested.
- 4. Under equally loaded conditions, as specified under test conditions, and at a fixed temperature and voltage.
- 5. tcycle = 1/frequency at which each output (Q, Q, Q/2 or 2Q) is expected to run.
- 6. With Vcc fully powered-on and an output properly connected to the FEEDBACK pin. tLock Max. is with C1 = 0.1μF, tLock Min. is with C1 = 0.01μF. (Where C1 is loop filter capacitor shown in Figure 4).

0

NOTES:

7. These two specs (triss:FALL and truls: WIDTH 2Q output) guarantee that the FCT88915T meets the 68040 P-Clock input specification. For these two specs to be guaranteed by IDT, the termination scheme shown in the figure below must be used.





Figure 1. MC68040 P-Clock Input Termination Scheme

8. The wiring diagrams and written explanations of Figure 6 demonstrate the input and output frequency relationships for various possible feedback configurations. The allowable SYNC input range to stay in the phase-locked condition is also indicated. There are two allowable SYNC frequency ranges, depending on whether FREQ_SEL is HIGH or LOW. Also it is possible to feed back the Q5 output, thus creating a 180° phase shift between the SYNC input and the Q outputs. The table below summarizes the allowable SYNC frequency range for each possible configuration.

FREQ_SEL Level	Feedback Output	Allowable SYNC Input Frequency Range (MHz)	Corresponding VCO Frequency Range	Phase Relationship of the Q Outputs to Rising SYNC Edge
HIGH	Q/2	5 to (2Q fmax Spec)/4	20 to (2Q fmax Spec)	0 °
HIGH	Any Q (Q0-Q4)	10 to (2Q fмах Spec)/2	20 to (2Q fmax Spec)	0 °
HIGH	Q5	10 to (2Q fмax Spec)/2	20 to (2Q fmax Spec)	180°
HIGH	2Q	20 to (2Q fMax Spec)	20 to (2Q fmax Spec)	0°
LOW	Q/2	2.5 to (2Q fmax Spec)/8	20 to (2Q fmax Spec)	0°
LOW	Any Q (Q0-Q4)	5 to (2Q fMAX Spec)/4	20 to (2Q fmax Spec)	0°
LOW	Q5	5 to (2Q fмax Spec)/4	20 to (2Q fmax Spec)	180°
LOW	2Q	10 to (2Q fмах Spec)/2	20 to (2Q fmax Spec)	0

9. A 1MΩ resistor tied to either Analog Vcc or Analog GND as shown below is required. This technique causes a phase offset between the SYNC input and the output connected to the FEEDBACK input, measured at the input pins. The tro spec describes how this offset varies with process, temperature and voltage. Measurements were made with a 10MHz SYNC input and the Q/2 output fedback. The phase measurements were made at 1.5V. The Q/2 output was terminated at the FEEDBACK input with 1000 to Vcc and 1000 to ground.



With the resistor tied to Analog GND, the tPD specification measured at the input pins is:




Figure 2a. Resistor To Analog GND Connection

Figure 2b. SYNC To Feedback Offset Resulting From Connection Shown In Fig 2a




Figure 3a, Resistor To Analog Vcc Connection

With resistor tied to Analog Vcc, the tpb specification measured at the input pins is.




Figure 3b. SYNC To Feedback Offset Resulting From Connection Shown In Fig 3a




Figure 4. Recommended Loop Filter and Analog Isolation Scheme for the FCT88915T

NOTES:

- 1. Figure 4 shows a loop filter and analog isolation scheme which will be effective in most applications. The following guidelines should be followed to ensure stable and jitter-free operation:
 - a. All loop filter and analog isolation components should be tied as close to the package as possible. Stray current passing through the parasitics of long traces can cause undesirable voltage transients at the RC1 pin.
 - b. The 47Ω resistors, the 10μF low frequency bypass capacitor and the 0.1μF high frequency bypass capacitor form a wide bandwidth filter that will minimize the 88915Ts sensitivity to voltage transients from the system digital Vcc supply and ground planes. This filter will typically ensure that a 100mV step deviation on the digital Vcc supply will cause no more than a 100ps phase deviation on the 88915T outputs. A 250mV step deviation or Vcc using the recommended filter values should cause no more than a 250ps phase deviation. If a 25μF bypass capacitor is used (instead of 10μF) a 250mV Vcc step should cause no more than a 100ps phase deviation.

If good bypass techniques are used on a board design near components which may cause digital Vcc and ground noise, the above described Vcc step deviations should not occur at the 88915T's digital Vcc supply. The purpose of the bypass filtering scheme shown in figure 4 is to give the 88915T additional protection from the power supply and ground plane transients that can occur in a high frequency, high speed digital system.


- c. There are no special requirements set forth for the loop filter resistors. The loop filter capacitor (0.1µF) can be a ceramic chip capacitor, the same as a standard bypass capacitor.
- d. The reference resistor injects current into the internal charge pump of the PLL, causing a fixed offset between the outputs and the SYNC input.
- 2. In addition to the bypass capacitors used in the analog filter of figure 4 there should be a 0.1 µF bypass capacitor between each of the other (digital) four Vcc pins and the board ground plane. This will reduce output switching noise caused by the 88915T outputs, in addition to reducing potential for noise in the "analog" section of the chip. These bypass capacitors should also be tied as close to the 88915T package as possible.

9.8

The frequency relationship shown here is applicable to all Q outputs (Q0, Q1, Q2, Q3 and Q4).

1:2 INPUT TO "Q" OUTPUT FREQUENCY RELATIONSHIP

In this application, the Q/2 output is connected to the FEEDBACK input. The internal PLL will line up the positive edges of Q/2 and SYNC, thus the Q/2 frequency will equal the SYNC frequency. The Q outputs (Q0-Q4, $\overline{Q5}$) will always run at 2X the Q/2 frequency, and the 2Q output will run at 4X the Q/2 frequency.




Allowable Input Frequency Range: 5MHz to (f2Q FMAX Spec /4 (for FREQ_SEL HIGH) 2.5MHz to (f2Q FMAX Spec /8 (for FREQ_SEL LOW)

Figure 5a. Wiring Diagram and Frequency Relationships With Q/2
Output Feedback

1:1 INPUT TO "Q" OUTPUT FREQUENCY RELATIONSHIP

In this application, the Q4 output is connected to the FEEDBACK input. The internal PLL will line up the positive edges of Q4 and SYNC, thus the Q4 frequency (and the rest of the "Q" outputs) will equal the SYNC frequency. The Q/2 output will always run at 1/2 the Q frequency, and the 2Q output will run at 2X the Q frequency.




Allowable Input Frequency Range:

10MHz to (f2Q FMAX Spec)/2 (for FREQ_SEL HIGH) 5MHz to (f2Q FMAX Spec)/4 (for FREQ_SEL LOW)

Figure 5b. Wiring Diagram and Frequency Relationships With Q4
Output Feedback

2:1 INPUT TO "Q" OUTPUT FREQUENCY RELATIONSHIP

In this application, the 2Q output is connected to the FEEDBACK input. The internal PLL will line up the positive edges of 2Q and SYNC, thus the 2Q frequency will equal the SYNC frequency. The Q/2 output will always run at 1/4 the 2Q frequency, and the Q output will run at 1/2 the 2Q frequency.



Allowable Input Frequency Range: 20MHz to (f2Q FMAX Spec) (for FREQ_SEL HIGH) 10MHz to (f2Q FMAX Spec)/2 (for FREQ_SEL LOW)

Figure 5c. Wiring Diagram and Frequency Relationships With 2Q Output Feedback




Figure 6. Multiprocessing Application Using the FCT88915T for Frequency Multiplication and Low Board-to-Board skew

FCT88915T System Level Testing Functionality

When the PLL_EN pin is LOW, the PLL is bypassed and the FCT88915T is in low frequency "test mode". In test mode (with FREQ_SEL HIGH), the 2Q output is inverted from the selected SYNC input, and the Q outputs are divide-by-2 (negative edge triggered) of the SYNC input, and the Q/2 output is divide-by-4 (negative edge triggered). With FREQ_SEL LOW the 2Q output is divide-by-2 of the SYNC, the Q outputs divide-by-4, and the Q/2 output divide-by-8.


These relationships can be seen in the block diagram. A recommended test configuration would be to use SYNC0 or SYNC1 as the test clock input, and tie PLL_EN and REF_SEL together and connect them to the test select logic.


This functionality is needed since most board-level testers run at 1 MHz or below, and theFCT 88915T cannot lock onto that low of an input frequency. In the test mode described above, any test frequency test can be used.

TEST CIRCUITS AND WAVEFORMS


50 Ω to VCC/2

ENABLE AND DISABLE TEST CIRCUIT






PROPAGATION DELAY, OUTPUT SKEW



NOTES:

- 1. The FCT88915T aligns rising edges of the FEEDBACK input and SYNC input, therefore the SYNC input does not require a 50% duty cycle.
- 2. All skew specs are measured between the Vcc/2 crossing point of the appropriate output edges. All skews are specified as "windows", not as ± deviation around a center point.
- 3. If a Q output is connected to the FEEDBACK input (this situation is not shown), the Q output frequency would match the SYNC input frequency, the 2Q output would run at twice the SYNC frequency and the Q/2 output would run at half the SYNC frequency.

ENABLE AND DISABLE TIMES



NOTES:

- Diagram shown for input Control Enable-LOW and input Control Disable-HIGH
- Pulse Generator for All Pulses: tF ≤ 2.5ns; tR ≤ 2.5ns

SWITCH POSITION

Generator

Test	Switch
Disable Low	Closed
Enable Low	
Disable High	Open
Enable High	

DEFINITIONS:


Ct= Load capacitance: includes jig and probe capacitance.

RT = Termination resistance: should be equal to Zout of the Pulse

3053 lnk 10

|9

ORDERING INFORMATION



3053 drw 18