262144-BIT (32768-WORD BY 8-BIT) CMOS STATIC RAM

DESCRIPTION

This M5M5256DFP, VP, RV is a 262144-bit CMOS static RAMs organized as 32768-words by 8-bits which is fabricated using high-performance 3 polysilicon CMOS technology. The use of resistive load NMOS cells and CMOS periphery result in a high-density and low-power static RAM. They are low stand-by current and low voltage operation (3.3V) and ideal for the battery operation application.

Especially the M5M5256DVP, RV are packaged in a 28-pin thin small outline package. Two types of devices are available, M5M5256DVP (normal lead bend type package) and M5M5256DRV (reverse lead bend type package). Using both type of devices, it becomes very easy to design a printed circuit board.


FEATURES

	Access	Power sup	oply current		
Type name	Type name time Active (max) (max)		stand-by (max)		
M5M5256DFP, VP, RV-70VLL M5M5256DFP, VP, RV-85VLL	70ns 85ns	25mA	12μA (Vcc=3.6V)		
M5M5256DFP, VP, RV-70VXL M5M5256DFP, VP, RV-85VXL	70ns 85ns	(Vcc=3.6V)	2.4µA (Vcc=3.6V) 0.05µA (Vcc=3V, Typical)		

- •Single +3.3±0.3V power supply
- No clocks, No refresh
- Data-hold on +2V power supply
- Directly TTL compatible: All inputs and outputs
- Three-state outputs: OR-tie capability
- ●Simple memory expansion by S
- OE prevents data contention in the I/O bus
- ●Common data I/O

APPLICATION

Small capacity memory units





262144-BIT (32768-WORD BY 8-BIT) CMOS STATIC RAM

FUNCTION

The operation mode of the M5M5256DFP, VP, \overrightarrow{RV} is determined by a combination of the device control inputs \overline{S} , \overline{W} and \overline{OE} . Each mode is summariezed in the function table.


A write cycle is executed whenever the low level \overline{W} overlaps with the low level \overline{S} . The address must be set up before the write cycle and must be stable during the entire cycle. The data is latched into a cell on the trailing edge of \overline{W} , \overline{S} , whichever occurs first, requiring the set-up and hold time relative to these edge to be maintained. The output enable \overline{OE} directly controls the output stage. Setting the \overline{OE} at a high level, the output stage is in a high-impedance state, and the data bus contention problem in the write cycle is eliminated

A read cycle is executed by setting \overline{W} at a high level and \overline{OE} at a low level while \overline{S} are in an active state.

When setting \overline{S} at a high level, the chip is in a non-selectable mode in which both reading and writing are disabled. In this mode, the output stage is in a high-impedance state, allowing OR-tie with other chips and memory expansion by \overline{S} . The power supply current is reduced as low as the stand-by current which is specified as lcc3 or lcc4, and the memory data can be held +2V power supply, enabling battery back-up operation during power failure or power-down operation in the non-selected mode.

FUNCTION TABLE

s	W	ŌĒ	Mode	DQ	lcc
Н	Х	х	Non selection	High-impedance	Stand-by
L	L	Х	Write	Din	Active
L	Н	L	Read	Dout	Active
L	Н	Н		High-impedance	Active





262144-BIT (32768-WORD BY 8-BIT) CMOS STATIC RAM

ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Conditions	Ratings	Unit
Vcc	Supply voltage		-0.3~4.6	٧
Vi	Input voltage	With respect to GND	-0.3*~Vcc+0.3 (max. 4.6)	V
Vo	Output voltage		0~Vcc	
Pd	Power dissipation	Ta=25℃	700	mW
Topr	Operating temperature		0~70	.c
Tstg	Storage temperature		-65~150	.c

^{* -3.0}V in case of AC (Pulse width ≦30ns)

DC ELECTRICAL CHARACTERISTICS (Ta=0~70°C, Vcc=3.3±0.3V, unless otherwise noted)

0 1 -1	Documents.	T-st-s-million	T-st souditions		Limits		
Symbol	Parameter	Test conditions		Min	Тур	Max	Unit
ViH	High-level input voltage			2.0		Vcc+0.3	٧
VIL	Low-level input voltage		-	-0.3*		0.6	٧
1.6	Library and and an analysis and an an	Iон=-0.5mA		2.4			W
Vон	High-level output voltage	lон⇒-0.05mA	•	Vcc-0.5			٧
Vol	Low-level output voltage	loL=1mA				0.4	V
lı	Input leakage current	Vi=0~Vcc				±1	μΑ
lo	Output leakage current	S=Vin or OE=Vin, Vi/0=0~	V cc			±1	μĀ
	Active supply current (AC, MOS level) S≦0.2V Other inputs≦0.2V or≧Vcc-0.2V Output open	·	Min. cycle		13	25	mA
ICC1			1MHz		1.5	3	
laa.	Active supply current	S=VIL	Min. cycle		14	25	mA
ICC2	(AC, TTL level)	Other inputs=ViH or ViL Output open	1MHz		1.5	3	IIIA
lcc3	Stand by syenty system	S≧Vcc-0.2V	-VLL			12	μА
ICC3	Stand-by supply current	Other inputs=0~Vcc	-VXL		0.05	2.4	, Jun
Icc4	Stand-by supply current	S=Vін, Other inputs=0~Vcc				0.33	mΑ
Ci	Input capacitance (Ta=25°C)	Vi=GND, Vi=25mVrms, f=1MHz				6	pF
Co	Output capacitance (Ta=25°C)	Vo=GND, Vo=25mVrms, f=1MHz				8	pF

^{* -3.0}V in case of AC (Pulse width ≤30ns)

Note1: Direction for current flowing into IC is indicated as positive. (no mark) 2: Typical value is Vcc=3.3V, Ta=25°C.

^{3:} Ci, Co are periodically sampled and are not 100% tested.

262144-BIT (32768-WORD BY 8-BIT) CMOS STATIC RAM

AC ELECTRICAL CHARACTERISTICS (Ta=0~70°C, Vcc=3.3±0.3V, unless otherwise noted)

(1) MEASUREMENT CONDITIONS

Input pulse level VIH=2.2V, VIL=0.4V

Input rise and fall time 5ns

Reference level VoH=VoL=1.5V

Transition is measured ±500mV from steady state voltage. (for ten, tdis)

Output loads Fig.1. CL=30pF (-70VLL, -70VXL)

CL=50pF(-85VLL, -85VXL)

CL=5pF(for ten, tdis)




Fig.1 Output load

(2) READ CYCLE

Symbol	Parameter		Limits				
					M5M5256D-85VLL M5M5256D-85VXL		
		Min	Max	Min	Max		
tcr	Read cycle time	70		85		ns	
ta (A)	Address access time		70		85	ns	
ta (S)	Chip select access time		70		85	ns	
ta (OE)	Output enable access time		35		45	ns	
tdis (S)	Output disable time after \$\overline{S}\$ high		25		25	ns	
tdis (OE)	Output disable time after OE high		25		25	ns	
ten (S)	Output enable time after S low	5		10		ns	
ten (OE)	Output enable time after OE low	5		10		ns	
tv (A)	Data valid time after address	10		10		ns	


(3) WRITE CYCLE

Symbol			Limits				
			M5M5256D-70VLL M5M5256D-70VXL			Unit	
		Min	Max	Min	Max		
tcw	Write cycle time	70		85		ns	
tw (W)	Write pulse width	55		60		ns	
tsu (A)	Address setup time	0		0		ns	
tsu (A-WH)	Address setup time with respect to W high	65	L	70		ns	
tsu (S)	Chip select setup time	65		70		ns	
tsu (D)	Data setup time	30		35		ns	
th (D)	Data hold time	0		0		ns	
trec (W)	Write recovery time	0		0		ns	
tdis (W)	Output disable time after W low		25		25	ns	
tdis (OE)	Output disable time after OE high		25		25	ns	
ten (W)	Output enable time after W high	5		10		ns	
ten (OE)	Output enable time after OE low	5		10		ns	




262144-BIT (32768-WORD BY 8-BIT) CMOS STATIC RAM

(4) TIMING DIAGRAMS Read cycle




Write cycle (W control mode)





262144-BIT (32768-WORD BY 8-BIT) CMOS STATIC RAM

Write cycle (\$\overline{S}\$ control mode)



Note 4: Hatching indicates the state is don't care

- 5: Writing is executed in overlap of S and W low.
- 6: If \overline{W} goes low simultaneously with or prior to S, the output remains in the high-impedance state.
- 7: Don't apply inverted phase signal externally when DQ pin is in output mode.
- 8: ten, tdis are periodically sampled and are not 100% tested.



262144-BIT (32768-WORD BY 8-BIT) CMOS STATIC RAM

POWER DOWN CHARACTERISTICS

(1) ELECTRICAL CHARACTERISTICS (Ta=0~70°C, unless otherwise noted)


Symbol	Parameter	Took conditions			Limits		11	
Symbol	Farameter	Test conditions		Min	Тур	Max	Unit	
VCC (PD)	Power down supply voltage			2			V	
Vı (S)	Chip select input \$\overline{S}\$			2			٧	
log (TD)	Bauer deue ausele ausent	Vcc=3V	-VLL			10*	μА	
ICC (PD)	Power down supply current	Other inputs=3V	-VXL		0.05	2**	μА	

^{*} Ta=25°C, Icc (PD)=1µA

(2) TIMING REQUIREMENTS (Ta=0~70°C, unless otherwise noted)

Combat Dagamatas	Basamatas	Took on addition o	Limits			Line
Symbol	Parameter	Test conditions	Min	Тур	Max	Unit
tsu (PD)	Power down set up time		0			ns
trec (PD)	Power down recovery time		tcn			ns

(3) POWER DOWN CHARACTERISTICS



^{* *} Ta=25°C, icc (PD)=0.2µA