



# CMOS 12 Bit Multiplying D/A Converter

T-51-09-12

AD7541A

## General Description

The AD7541A is high performance CMOS multiplying 12-bit digital-to-analog converter (DAC). Low power operation and 12 bit (0.012%) linearity make it suitable for a wide range of precision data acquisition and control applications.


Wafer level laser trimmed thin-film resistors and temperature compensated NMOS switches assure true 12-bit performance over the full operating temperature range. In addition, all digital inputs are compatible with both CMOS and TTL logic levels.

Maxim's AD7541A is electrically and pin compatible with the Analog Devices AD7541A and AD7541. Package types include 18-lead standard width DIP and Small Outline packages.

## Applications

- Machine and Motion Control Systems
- Automatic Test Equipment
- μP Controlled Calibration Circuitry
- Programmable Gain Amplifiers
- Digitally Controlled Filters
- Programmable Power Supplies

## Typical Operating Circuit



## Features

- ◆ 12 Bit Linearity (1/2 LSB)
- ◆ 1 LSB Gain Accuracy
- ◆ Guaranteed Monotonic
- ◆ Low Power Consumption
- ◆ Four-Quadrant Multiplication
- ◆ TTL and CMOS Compatible
- ◆ Pin-For-Pin Second Source


## Ordering Information

PART	TEMP. RANGE	PACKAGE*	ERROR
AD7541AJN	0° C to +70° C	Plastic DIP	1 LSB
AD7541AKN	0° C to +70° C	Plastic DIP	½ LSB
AD7541AJCWN	0° C to +70° C	Small Outline	1 LSB
AD7541AKCWN	0° C to +70° C	Small Outline	½ LSB
AD7541AJC/D	0° C to +70° C	Dice	1 LSB
AD7541AAQ	-25° C to +85° C	CERDIP**	1 LSB
AD7541ABQ	-25° C to +85° C	CERDIP**	½ LSB
AD7541AAD	-25° C to +85° C	Ceramic	1 LSB
AD7541ABD	-25° C to +85° C	Ceramic	½ LSB
AD7541ASQ	-55° C to +125° C	CERDIP**	1 LSB
AD7541ATQ	-55° C to +125° C	CERDIP**	½ LSB
AD7541ASD	-55° C to +125° C	Ceramic	1 LSB
AD7541ATD	-55° C to +125° C	Ceramic	½ LSB

\* All devices — 18 lead packages

\*\* Maxim reserves the right to ship Ceramic packages in lieu of CERDIP packages

## Pin Configuration



MAXIM is a registered trademark of Maxim Integrated Products

# CMOS 12 Bit Multiplying D/A Converter

**AD7541A**

## ABSOLUTE MAXIMUM RATINGS

V <sub>DD</sub> to GND	-0.3V, +17V	Operating Temperature Range
V <sub>REF</sub> to GND	±25V	
R <sub>FB</sub> to GND	±25V	Commercial 7541AJ/AK
Digital Input Voltage to GND	-0.3V, V <sub>DD</sub>	Industrial 7541AA/AB
Output Voltage (OUT1, OUT2) (Note 1)	-0.3V, V <sub>DD</sub>	Military 7541AS/AT
Power Dissipation (Derate 6mW/°C above +75°C)	450mW	Storage Temperature
		Lead Temperature (Soldering 10 secs)

Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions above those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## ELECTRICAL CHARACTERISTICS

(T<sub>A</sub> = T<sub>MIN</sub> to T<sub>MAX</sub>, V<sub>DD</sub> = +15V, V<sub>REF</sub> = +10V, V<sub>OUT1</sub> = V<sub>OUT2</sub> = GND, unless otherwise specified)

PARAMETER	SYMBOL	CONDITIONS	MIN.	TYP.	MAX.	UNITS
<b>DC ACCURACY (Note 3)</b>						
Resolution			12			Bits
Relative Accuracy		1 LSB = 0.024% FSR 1/2 LSB = 0.012% FSR			±1 ±1/2	LSB
Differential Nonlinearity		12 Bit Monotonicity Guaranteed			±1 ±1/2	LSB
Gain Error (Note 3)		AD7541AJ/AA/AS AD7541AK/AB/AT			T <sub>A</sub> = +25° C T <sub>MIN</sub> to T <sub>MAX</sub> T <sub>A</sub> = +25° C T <sub>MIN</sub> to T <sub>MAX</sub>	±6 ±8 ±1 ±3 LSB
Gain Temperature Coefficient				2	5	ppm/°C
Output Leakage Current (OUT1 with Digital Inputs = 0V, and OUT2 with Digital Inputs = V <sub>DD</sub> )		AD7541AJ/AK/AA/AB AD7541AS/AT			T <sub>A</sub> = +25° C T <sub>MIN</sub> to T <sub>MAX</sub> T <sub>A</sub> = +25° C T <sub>MIN</sub> to T <sub>MAX</sub>	±5 ±10 ±5 ±200 nA
Power Supply Rejection	PSRR	V <sub>DD</sub> = 15V ±5%			T <sub>A</sub> = +25° C T <sub>MIN</sub> to T <sub>MAX</sub>	±0.01 ±0.02 %/V <sub>DD</sub>
V <sub>REF</sub> Input Resistance	R <sub>REF</sub>		7	11	18	kΩ
V <sub>REF</sub> Resistance Tempco				-300		ppm/°C
<b>DIGITAL INPUTS</b>						
Logic HIGH Threshold	V <sub>INH</sub>		+2.4			V
Logic LOW Threshold	V <sub>INL</sub>				+0.8	
Input Leakage Current	I <sub>IN</sub>	Digital Inputs = 0V or V <sub>DD</sub>		±0.001	±1	μA
Input Capacitance	C <sub>IN</sub>	(Note 2)			8	pF
<b>DYNAMIC PERFORMANCE (Note 2)</b>						
Propagation Delay to 90% of Final Analog Output		Digital Input Change 0V to V <sub>DD</sub> and V <sub>DD</sub> to 0V, OUT1 Load = 100Ω, C <sub>EXT</sub> = 13pF, T <sub>A</sub> = +25° C		100		ns
Digital to Analog Glitch Impulse		V <sub>REF</sub> = 0V, Dig. Inputs = 0V to V <sub>DD</sub> or V <sub>DD</sub> to 0V		1000		nV-sec
Multiplying Feedthrough Error		V <sub>REF</sub> = ±10V, 10kHz Sinewave, T <sub>A</sub> = +25° C		1		mVp-p
Output Current Settling Time to 0.01% of FSR		Digital Input Change 0V to V <sub>DD</sub> and V <sub>DD</sub> to 0V, OUT1 Load = 100Ω, C <sub>EXT</sub> = 13pF, T <sub>A</sub> = +25° C		600		ns
Output Capacitance	C <sub>OUT</sub>	Digital Inputs = V <sub>INH</sub> OUT1 OUT2 Digital Inputs = V <sub>INL</sub> OUT1 OUT2			200 70 70 200	pF

T-51-09-12

# CMOS 12 Bit Multiplying D/A Converter

AD7541A

## ELECTRICAL CHARACTERISTICS (continued)

( $T_A = T_{MIN}$  to  $T_{MAX}$ ;  $V_{DD} = +15V$ ,  $V_{REF} = +10V$ ,  $V_{OUT1} = V_{OUT2} = GND$ , unless otherwise specified)







PARAMETER	SYMBOL	CONDITIONS	MIN.	TYP.	MAX.	UNITS
<b>POWER REQUIREMENTS</b>						
Operating Supply Range	$V_{DD}$	Accuracy Not Guaranteed	+5		+16	V
Power Supply Current	$I_{DD}$	Digital Inputs = $V_{INH}$ or $V_{INL}$			2	mA
		Digital Inputs = 0V or $V_{DD}$	$T_A = +25^\circ C$ $T_{MIN}$ to $T_{MAX}$		100 500	$\mu A$

Note 1:  $V_{OUT1,2}$  may exceed the Absolute Maximum Voltage rating if the current is limited to 30mA or less.

Note 2: Guaranteed by design but not 100% tested.

Note 3: Measured using internal  $R_{FB}$  and includes effect of Leakage Current and Gain Tempco. Gain Error can be trimmed to zero.

## Typical Operating Characteristics



# CMOS 12 Bit Multiplying D/A Converter

AD7541A

## Detailed Description

The basic AD7541A DAC circuit consists of a laser-trimmed, thin-film R-2R resistor array with NMOS current switches as shown in Figure 1. Binary weighted currents are switched to either OUT1 or OUT2 depending on the status of each input bit. Although the current at OUT1 or OUT2 will depend on the digital input code, the sum of the two output currents is always equal to the input current at  $V_{REF}$  minus the termination resistor current ( $R_T$ ).

Either current output can be converted into a voltage externally by adding an output amplifier (Figure 4). The  $V_{REF}$  input accepts a wide range of signals including fixed and time varying voltage or current inputs. If a current source is used for the reference input, then a low temperature coefficient external resistor should be used for  $R_{FB}$  to minimize gain variation with temperature.

## Equivalent Circuit Analysis

Figures 2 and 3 show the equivalent circuits for the R-2R ladder when all digital inputs are LOW and HIGH respectively. The input resistance at  $V_{REF}$  is nominally  $11k\Omega$  and does not change with digital input code. The  $I_{REF}/4096$  current source, which is actually the ladder termination resistor ( $R_T$ , Figure 1), results in an intentional 1-bit current loss to GND. The  $I_{LEAKAGE}$  current sources represent junction and surface leakage currents.

Capacitors  $C_{OUT1}$  and  $C_{OUT2}$  represent the switches' ON and OFF capacitances respectively. When all inputs are switched from LOW to HIGH, the capacitance at OUT1 changes from approximately 70pF to 200pF. This capacitance is code-dependent and is a function of the number of ON switches that are connected to a specific output.




Figure 1. AD7541A Functional Diagram

## Circuit Configurations

### Unipolar Operation

The most common configuration for the AD7541A is shown in Figure 4. The circuit is used for unipolar binary operation and/or 2-quadrant multiplication. The code table is given in Table 1. Note that the polarity of the output is the inverse of the reference input.

In many applications, gain adjustment of the AD7541A will not be necessary. In those cases, and also when gain is trimmed but only at the reference source, resistors  $R_1$  and  $R_2$  in Figure 4 can be omitted. However, if the trims are desired and the DAC is to operate over a wide temperature range, then low tempco ( $<300ppm/^\circ C$ ) resistors should be used at  $R_1$  and  $R_2$ .




Figure 2. AD7541A DAC Equivalent Circuit, All Digital Inputs LOW




Figure 3. AD7541A DAC Equivalent Circuit, All Digital Inputs HIGH

T-51-09-12

# CMOS 12 Bit Multiplying D/A Converter

AD7541A




Figure 4. Unipolar Binary Operation




Figure 5. Bipolar Operation (4-Quadrant Multiplication)




Figure 6. Single Supply Operation Using Voltage Mode

Table 1. Code Table — Unipolar Binary

DIGITAL INPUT			ANALOG OUTPUT
MSB		LSB	
1	1	1	$-V_{REF} \left( \frac{4095}{4096} \right)$
1	0	0	$-V_{REF} \left( \frac{2048}{4096} \right) = -1/2 V_{REF}$
0	0	0	$-V_{REF} \left( \frac{1}{4096} \right)$
0	0	0	0V

Table 2. Code Table — Bipolar (Offset Binary) Operation

DIGITAL INPUT			ANALOG OUTPUT
MSB		LSB	
1	1	1	$+V_{REF} \left( \frac{2047}{2048} \right)$
1	0	0	$+V_{REF} \left( \frac{1}{2048} \right)$
1	0	0	0V
0	1	1	$-V_{REF} \left( \frac{1}{2048} \right)$
0	0	0	$-V_{REF} \left( \frac{2048}{2048} \right)$

### Bipolar Operation

With the circuit configuration in Figure 5, the AD7541A operates in the bipolar, or four-quadrant multiplying mode. A second amplifier and three matched resistors are required. Matching to 0.01% is recommended for 12 bit performance. The code table for the output, which is "offset binary", is listed in Table 2. In multiplying applications, the MSB determines output polarity while the other 11 bits control amplitude.

To adjust the circuit, load the DAC with a code of 1000 0000 0000 and trim R1 for a 0V output. With R1 and R2 omitted, an alternative zero trim is to adjust the ratio of R3 and R4 for 0V out. Full scale can be trimmed by loading the DAC with all "zeros" or all "ones" and adjusting the amplitude of  $V_{REF}$  or varying R5 until the desired positive or negative output is obtained. If gain and offset trims are not required, R1 and R2 in Figure 5 can be omitted.

### Voltage Mode (Single Supply)

The AD7541A is connected as a voltage output DAC in Figure 6. OUT1 is connected to the reference input and OUT2 is grounded.  $V_{REF}$ , now the DAC output, is a voltage source with a constant output resistance of  $R_{ladder}$  (nominally 10kΩ). This output is usually buffered with an op-amp.

T-51-09-12

## CMOS 12 Bit Multiplying D/A Converter

AD7541A

Two advantages of voltage mode operation are single supply operation and that a negative reference is not required for a positive output. It should also be noted that the reference input (voltage at OUT1) must always be positive and is limited to no more than 2.5V when  $V_{DD}$  is 15V. If the reference voltage is greater than 2.5V or  $V_{DD}$  is reduced, resistance mismatches in the DAC's internal switches degrade linearity.

### Application Information

#### Output Amplifier Offset

For best linearity, OUT1 and OUT2 should be terminated at exactly 0V. In most applications OUT1 is connected to the summing junction of an inverting op-amp. The amplifier's input offset voltage can degrade the linearity of the DAC by causing OUT1 to be terminated to a non-zero voltage. The resulting error is:

$$\text{Error Voltage} = V_{OS}(1 + R_{FB}/R_O),$$

where  $V_{OS}$  is the op-amp's offset voltage and  $R_O$  is the output resistance of the DAC.  $R_O$  is a function of the digital input code, and varies from approximately 10k $\Omega$  to 30k $\Omega$ . The error voltage range is then typically 4/3 $V_{OS}$  to 2 $V_{OS}$ , a change of 2/3 $V_{OS}$ . An amplifier with 3mV of offset will therefore degrade the linearity by 2mV, almost a full LSB with a 10V reference voltage. For best linearity, a low-offset amplifier such as the MAX400 should be used, or the amplifier offset must be trimmed to zero. A good rule of thumb is that  $V_{OS}$  should be no more than 1/10 of an LSB's value.

The output amplifier input bias current ( $I_B$ ) can also limit performance since  $I_B \times R_{FB}$  generates an offset error.  $I_B$  should therefore be much less than the DAC output current for 1 LSB, typically 250nA with  $V_{REF}=10V$ . One tenth of this value, 25nA, is recommended. Offset and linearity can also be impaired if the output amplifier's noninverting input is grounded through a "bias current compensation resistor". This resistor adds to offset at this pin and should not be used. Best performance is obtained when the noninverting input is directly connected to ground.

#### Dynamic Considerations

In static or DC applications, the AC characteristics of the output amplifier are not critical. In higher speed applications, where either the reference input is an AC signal or the DAC output must quickly settle to a new programmed value, the AC parameters of the output op-amp must be considered.

Another error source in dynamic applications is parasitic coupling of signal from the  $V_{REF}$  terminal to OUT1 or OUT2. This is normally a function of board layout and package lead-to-lead capacitance. Signals can also be injected into the DAC outputs when the digital inputs are switched. This digital feedthrough is usually dependent on circuit board layout and on-chip capacitive coupling. Layout induced feedthrough can

Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licenses are implied. Maxim reserves the right to change the circuitry and specifications without notice at any time.

be minimized with guard traces between digital inputs,  $V_{REF}$ , and the DAC outputs.

#### Compensation

A compensation capacitor, C1, may be needed when the DAC is used with a high speed output amplifier. The purpose of the capacitor is to cancel the pole formed by the DAC's output capacitance and internal feedback resistance. Its value depends on the type of op-amp used but typical values range from 10 to 33pF. Too small a value causes output ringing while excess capacitance overdamps the output. The size of C1 can be minimized, and output settling performance improved, by keeping the PC board trace and stray capacitance at OUT1 as small as possible.

#### Grounding and Bypassing

Since OUT1, OUT2 and the output amp's noninverting input are sensitive to offset voltages, nodes that are to be grounded should be connected directly to "single point" ground through a separate, very low resistance (less than 0.2 $\Omega$ ) path. The current at OUT1 and OUT2 varies with input code, creating a code dependent error if these terminals are connected to ground (or a virtual ground) through a resistive path.

A 1 $\mu$ F bypass capacitor, in parallel with a 0.01 $\mu$ F ceramic cap, should be connected as close to the DAC's  $V_{DD}$  and GND pins as possible.

The 7541A has high-impedance digital inputs. To minimize noise pick-up, they should be tied to either VDD or GND when not used. It is also good practice to connect active inputs to VDD or GND through high valued resistors (1M $\Omega$ ) to prevent static charge accumulation if these pins are left floating, such as when a circuit card is left unconnected.

#### Chip Topography

