# 32Kx8 Bit High Speed BiCMOS Static RAM

#### **FEATURES**

- Fast Access Time 8, 10,12 ns (Max.)
- . Low Power Dissipation

Standby (TTL): 110 mA (Max.) (CMOS): 20 mA (Max.)

Operating KM68B257AJ-8: 185 mA (Max.) KM68B257AJ-10: 175 mA (Max.) KM68B257AJ-12: 165 mA (Max.)

- Single 5V±10% Power Supply
- TTL Compatible Inputs and Outputs
- Fully Static Operation
  - No Clock or Refresh required
- Three State Outputs
- Standard Pin Configuration

KM68B257AJ : 28-pin SOJ(300 mil)

### **GENERAL DESCRIPTION**

The KM68B257A is a 262,144-bit high-speed Static Random Access Memory organized as 32,768 words by 8 bits.


The KM68B257A uses eight common input and output lines and has an output enable pin which operates faster than address access time at read cycle. The device is fabricated using Samsung's advanced BiCMOS process and designed for high-speed system applications.

It is particularly well suited for use in high-density high-speed system applications.

The KM68B257A is packaged in a 300 mil 28-pin plastic

## **FUNCTIONAL BLOCK DIAGRAM**

#### PIN CONFIGURATION (TOP VIEW)



A14 1 O A12 2		28 Vcc 27 WE
A7 3 A6 4		26 A13
A5 5		24 A9
A4 6 A3 7	SOJ	23 A11 22 OE
A2 8 A1 9		21 A10 20 CS
A0 10 /O1 11		19 I/Os 18 I/O7
/O2 12 /O3 13		17 I/O6 16 I/Os
/ss 14		15 1/04

Pin Name	Pin Function
A0-A14	Address Inputs
WE	Write Enable
CS	Chip Select
OE	Output Enable
I/O1~I/O8	Data Inputs/Outputs
Vcc	Power(+5V)
Vss	Ground

#### **ABSOLUTE MAXIMUM RATINGS \***

. Item	Symbol	Rating	Unit
Voltage on Any Pin Relative to Vss	VIN,OUT	-0.5 to 7.0	V
Voltage on Vcc Supply Relative to Vss	Vcc	-0.5 to 7.0	V
Power Dissipation	Pb	1.0	W
Storage Temperature	Tstg	-65 to 150	°C
Operating Temperature	TA	0 to 70	°C

<sup>\*</sup> Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operating section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

#### RECOMMENDED DC OPERATING CONDITIONS (TA=0 to 70 °C)

Item	Symbol	Min.	Тур.	Max.	Unit
Supply Voltage	Vcc	4.5	5.0	5.5	V
Ground	Vss	0	0	0	V
Input High Voltage	ViH	2.2	<u>-</u>	Vcc+0.5**	٧
Input Low Voltage	Vı∟	-0.5 *	-	0.8	V

<sup>\*</sup> VIL(Min.)= -2.0V ac (pulse width ≤8ns) for I≤20 mA

#### DC AND OPERATING CHARACTERISTICS

(Ta=0 to 70 °C, Vcc=5V±10%, unless otherwise specified)

Item	Symbol	Test Condition	Min.	Max.	Unit	
Input Leakage Current	İLI	Vin=Vss to Vcc	-2	2	μА	
Output Leakage Current	ILO	CS=Vih or OE=Vih or WE Vout=Vss to Vcc	-10	10	μА	
Average Operating Current Icc Min. Cycle, 100% Duty		8 ns	-	185	mA	
	CS=VIL, louT=0 mA         10 ns           WE=VIL or WE=OE=VIH         12 ns		10 ns	-	175	
			12 ns	-	165	]
Standby Power Supply Current	ISB	CS=VIH, VIN=VIH/VIL Min.	Cycle	-	110	mA
	ISB1	CS≥Vcc-0.2V, f=0 MHz Vin ≥ Vcc-0.2V or Vin≤0.2V		-	20	mA
Output Low Voltage	Vol	IoL=8 mA		-	0.4	V
Output High Voltage	Vон	loн=-4 mA		2.4	-	V

## CAPACITANCE \*(f=1MHz, TA=25 °C)

Item	Symbol	Test Condition	Min.	Max.	Unit
Input Capacitance	Cin	Vin=0V	-	7	pF
Input/Output Capacitance	Ci/o	Vi/o=0V	-	7	pF

<sup>\*</sup> Note: Capacitance is sampled and not 100% tested.




<sup>\*\*</sup> ViH(Max.)= Vcc+2.0V ac (pulse width ≤8ns) for I≤20 mA

## **TEST CONDITIONS**

(Ta=0 to 70 °C, Vcc=5V±10%, unless otherwise specified.)

Parameter	Value		
Input Pulse Level	0 to 3 V		
Input Rise and Fall Time	3 ns		
Input and Output Timing Reference Levels	1.5V		
Output Load	See below		



\* Including Scope and Jig Capacitance


# **READ CYCLE**

Parameter	Symbol	KM68B257A-8		KM68B257A-10		KM68B257A-12		Unit
T didinoto.	0,50	Min.	Max.	Min.	Max.	Min.	Max.	
Read Cycle Time	tric	8	-	10	-	12	-	ns
Address Access Time	taa	-	8	-	10	-	12	ns
Chip Select to Output	tco	-	8	-	10	-	12	ns
Output Enable to Valid Output	toe	-	4	-	5	-	6	ns
Chip Select to Low-Z Output	tLZ	3	-	3	-	3	-	ns
Output Enable to Low-Z Output	toLZ	0	-	0	-	0	-	ns
Chip Disable to High-Z Output	tHZ	0	4	0	5	0	6	ns
Output Disable to High-Z Output	tonz	0	4	0	5	0	6	ns
Output Hold from Address Change	tон	3	-	3	-	3	-	ns

# WRITE CYCLE

Parameter	Symbol	KM68B257A-8		KM68B257A-10		KM68B257A-12		Unit
raianietei	Symbol	Min.	Max.	Min.	Max.	Min.	Мах.	0,,,,
Write Cycle Time	twc	8	-	10	-	12	-	ns
Chip Select to End of Write	tcw	6	-	7	-	9	-	ns
Address Set-up Time	tas	0	-	0	-	0	-	ns
Address Valid to End of Write	taw	6	-	7	-	9	-	ns
Write Pulse Width(OE - High)	twp	6	-	7	-	9	-	ns
Write Pulse Width(OE - Low)	twp	8	-	10	-	12	-	ns
Write Recovery Time	twn	1	-	1	-	1	-	ns
Write to Output High-Z	twnz	0	4	0	5	0	6	ns
Data to Write Time Overlap	tow	4	-	5	-	6	-	ns
Data Hold from Write Time	tрн	0	-	0	-	0	-	ns
End Write to Output Low-Z	tow	3	-	3	-	3	-	ns


# TIMING DIAGRAMS TIMING WAVEFORM OF READ CYCLE (WE=VIH)




#### **NOTES (READ CYCLE)**

- 1. WE is high for read cycle.
- 2. All read cycle timing is referenced from the last valid address to the first transition address.
- 3. tHz and tOHz are defined as the time at which the outputs achieve the open circuit condition and are not referenced to VOH or VOL levels.
- 4. At any given temperature and voltage condition, thz(max.) is less than tLz(min.) both for a given device and from device to device.
- Transition is measured ±200 mV from steady state voltage with Load(B). This parameter is sampled and not 100% tested.
- 6. Device is continuously selected with  $\overline{CS}$  =VIL
- 7. Address valid prior to coincident with CS transition low.
- 8. For common I/O applications, minimization or elimination of bus contention conditions is necessary during read and write cycle.

## TIMING WAVEFORM OF WRITE CYCLE(1) (OE Clock)



# TIMING WAVEFORM OF WRITE CYCLE(2) (OE Low Fixed)



#### NOTES (WRITE CYCLE)

- 1. All write cycle timing is referenced from the last valid address to the first transition address.
- 2. A write occurs during the overlap of a low  $\overline{CS}$  and a low  $\overline{WE}$ . A write begins at the latest transition among  $\overline{CS}$  going low and  $\overline{WE}$  going low: A write ends at the earliest transition among  $\overline{CS}$  going high and  $\overline{WE}$  going high. twp is measured from the beginning of write to the end of write.
- 3. tcw is measured from the later of CS going low to end of write.
- 4. tas is measured from the address valid to the beginning of write.
- 5. twn is measured from the end of write to the address change, twn applied in case a write ends as CS, or WE going high.
- 6. If OE CS and WE are in the Read Mode during this period, the I/O pins are in the output low-Z state. Inputs of opposite phase of the output must not be applied because bus contention can occur
- For common I/O applications, minimization or elimination of bus contention conditions is necessary during read and write cycle.
- 8. If CS goes low simultaneously with WE going low or after WE going low, the outputs remain high impedance state.
- 9. Dout is the read data of the new address.
- 10. When CS is low: I/O pins are in the output state. The input signals in the opposite phase leading to the output should not be applied.

#### **FUNCTIONAL DESCRIPTION**

CS	WE	ŌĒ	Mode	I/O Pin	Supply Current
Н	X*	Х	Not Select	High-Z	ISB, ISB1
L	Н	н	Output Disable	High-Z	lcc
L	Н	L	Read	Dout	lcc
L	L	Х	Write	Din	lcc

Note: X means Don't Care.

