

32Kx8 Bit High Speed BiCMOS Static RAM


FEATURES

- Fast Access Time 8, 10, 12 ns (Max.)
- Low Power Dissipation
 - Standby (TTL) : 110 mA (Max.)
 - (CMOS) : 20 mA (Max.)
 - Operating KM68B257AJ- 8 : 185 mA (Max.)
 - KM68B257AJ-10 : 175 mA (Max.)
 - KM68B257AJ-12 : 165 mA (Max.)
- Single 5V±10% Power Supply
- TTL Compatible Inputs and Outputs
- Fully Static Operation
 - No Clock or Refresh required
- Three State Outputs
- Standard Pin Configuration
 - KM68B257AJ : 28-pin SOJ(300 mil)


GENERAL DESCRIPTION

The KM68B257A is a 262,144-bit high-speed Static Random Access Memory organized as 32,768 words by 8 bits. The KM68B257A uses eight common input and output lines and has an output enable pin which operates faster than address access time at read cycle. The device is fabricated using Samsung's advanced BiCMOS process and designed for high-speed system applications. It is particularly well suited for use in high-density high-speed system applications. The KM68B257A is packaged in a 300 mil 28-pin plastic SOJ.

FUNCTIONAL BLOCK DIAGRAM



PIN CONFIGURATION (TOP VIEW)



| Pin Name | Pin Function |
|-----------|---------------------|
| A0-A14 | Address Inputs |
| WE | Write Enable |
| CS | Chip Select |
| OE | Output Enable |
| I/O1-I/O8 | Data Inputs/Outputs |
| Vcc | Power(+5V) |
| Vss | Ground |

ABSOLUTE MAXIMUM RATINGS *

| Item | Symbol | Rating | Unit |
|---------------------------------------|---------------------|-------------|------|
| Voltage on Any Pin Relative to Vss | V _{IN,OUT} | -0.5 to 7.0 | V |
| Voltage on Vcc Supply Relative to Vss | V _{cc} | -0.5 to 7.0 | V |
| Power Dissipation | P _d | 1.0 | W |
| Storage Temperature | T _{stg} | -65 to 150 | °C |
| Operating Temperature | T _A | 0 to 70 | °C |

* Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operating section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

RECOMMENDED DC OPERATING CONDITIONS (T_A=0 to 70 °C)

| Item | Symbol | Min. | Typ. | Max. | Unit |
|--------------------|-----------------|--------|------|------------------------|------|
| Supply Voltage | V _{cc} | 4.5 | 5.0 | 5.5 | V |
| Ground | V _{ss} | 0 | 0 | 0 | V |
| Input High Voltage | V _{IH} | 2.2 | - | V _{cc} +0.5** | V |
| Input Low Voltage | V _{IL} | -0.5 * | - | 0.8 | V |

* V_{IL}(Min.)= -2.0V ac (pulse width ≤8ns) for I≤20 mA

** V_{IH}(Max.)= V_{cc}+2.0V ac (pulse width ≤8ns) for I≤20 mA

DC AND OPERATING CHARACTERISTICS

(T_A=0 to 70 °C, V_{cc}=5V±10%, unless otherwise specified)

| Item | Symbol | Test Condition | Min. | Max. | Unit | |
|------------------------------|------------------|--------------------------------------------------------------------------------------------------------------------------------------|-------|------|------|----|
| Input Leakage Current | I _{LI} | V _{IN} =V _{ss} to V _{cc} | -2 | 2 | μA | |
| Output Leakage Current | I _{LO} | $\overline{CS}=V_{IH}$ or $\overline{OE}=V_{IH}$ or $\overline{WE}=V_{IL}$, V _{OUT} =V _{ss} to V _{cc} | -10 | 10 | μA | |
| Average Operating Current | I _{cc} | Min. Cycle, 100% Duty | 8 ns | - | 185 | mA |
| | | $\overline{CS}=V_{IL}$, I _{OUT} =0 mA | 10 ns | - | 175 | |
| | | $\overline{WE}=V_{IL}$ or $\overline{WE}=\overline{OE}=V_{IH}$ | 12 ns | - | 165 | |
| Standby Power Supply Current | I _{SB} | $\overline{CS}=V_{IH}$, V _{IN} =V _{IH} /V _{IL} Min. Cycle | - | 110 | mA | |
| | I _{SB1} | $\overline{CS} \geq V_{cc}-0.2V$, f=0 MHz V _{IN} ≥ V _{cc} -0.2V or V _{IN} ≤0.2V | - | 20 | mA | |
| Output Low Voltage | V _{OL} | I _{OL} =8 mA | - | 0.4 | V | |
| Output High Voltage | V _{OH} | I _{OH} =-4 mA | 2.4 | - | V | |

CAPACITANCE * (f=1MHz, T_A=25 °C)

| Item | Symbol | Test Condition | Min. | Max. | Unit |
|--------------------------|------------------|----------------------|------|------|------|
| Input Capacitance | C _{IN} | V _{IN} =0V | - | 7 | pF |
| Input/Output Capacitance | C _{I/O} | V _{I/O} =0V | - | 7 | pF |


* Note: Capacitance is sampled and not 100% tested.



TEST CONDITIONS

($T_A=0$ to 70 °C, $V_{CC}=5V \pm 10\%$, unless otherwise specified.)

| Parameter | Value |
|------------------------------------------|-----------|
| Input Pulse Level | 0 to 3 V |
| Input Rise and Fall Time | 3 ns |
| Input and Output Timing Reference Levels | 1.5V |
| Output Load | See below |



* Including Scope and Jig Capacitance

READ CYCLE

| Parameter | Symbol | KM68B257A-8 | | KM68B257A-10 | | KM68B257A-12 | | Unit |
|---------------------------------|------------------|-------------|------|--------------|------|--------------|------|------|
| | | Min. | Max. | Min. | Max. | Min. | Max. | |
| Read Cycle Time | t _{RC} | 8 | - | 10 | - | 12 | - | ns |
| Address Access Time | t _{AA} | - | 8 | - | 10 | - | 12 | ns |
| Chip Select to Output | t _{CO} | - | 8 | - | 10 | - | 12 | ns |
| Output Enable to Valid Output | t _{OE} | - | 4 | - | 5 | - | 6 | ns |
| Chip Select to Low-Z Output | t _{LZ} | 3 | - | 3 | - | 3 | - | ns |
| Output Enable to Low-Z Output | t _{OLZ} | 0 | - | 0 | - | 0 | - | ns |
| Chip Disable to High-Z Output | t _{HZ} | 0 | 4 | 0 | 5 | 0 | 6 | ns |
| Output Disable to High-Z Output | t _{OHZ} | 0 | 4 | 0 | 5 | 0 | 6 | ns |
| Output Hold from Address Change | t _{OH} | 3 | - | 3 | - | 3 | - | ns |


2

WRITE CYCLE

| Parameter | Symbol | KM68B257A-8 | | KM68B257A-10 | | KM68B257A-12 | | Unit |
|--------------------------------------------|--------|-------------|------|--------------|------|--------------|------|------|
| | | Min. | Max. | Min. | Max. | Min. | Max. | |
| Write Cycle Time | twc | 8 | - | 10 | - | 12 | - | ns |
| Chip Select to End of Write | tcw | 6 | - | 7 | - | 9 | - | ns |
| Address Set-up Time | tas | 0 | - | 0 | - | 0 | - | ns |
| Address Valid to End of Write | taw | 6 | - | 7 | - | 9 | - | ns |
| Write Pulse Width(\overline{OE} - High) | twp | 6 | - | 7 | - | 9 | - | ns |
| Write Pulse Width(\overline{OE} - Low) | twp | 8 | - | 10 | - | 12 | - | ns |
| Write Recovery Time | twr | 1 | - | 1 | - | 1 | - | ns |
| Write to Output High-Z | twhz | 0 | 4 | 0 | 5 | 0 | 6 | ns |
| Data to Write Time Overlap | tdw | 4 | - | 5 | - | 6 | - | ns |
| Data Hold from Write Time | tdh | 0 | - | 0 | - | 0 | - | ns |
| End Write to Output Low-Z | tow | 3 | - | 3 | - | 3 | - | ns |

TIMING DIAGRAMS


TIMING WAVEFORM OF READ CYCLE ($\overline{WE}=V_{IH}$)




NOTES (READ CYCLE)

1. \overline{WE} is high for read cycle.
2. All read cycle timing is referenced from the last valid address to the first transition address.
3. t_{HZ} and t_{OH} are defined as the time at which the outputs achieve the open circuit condition and are not referenced to V_{OH} or V_{OL} levels.
4. At any given temperature and voltage condition, $t_{HZ}(\max.)$ is less than $t_{LZ}(\min.)$ both for a given device and from device to device.
5. Transition is measured ± 200 mV from steady state voltage with Load(B). This parameter is sampled and not 100% tested.
6. Device is continuously selected with $\overline{CS} = V_{IL}$.
7. Address valid prior to coincident with \overline{CS} transition low.
8. For common I/O applications, minimization or elimination of bus contention conditions is necessary during read and write cycle.

TIMING WAVEFORM OF WRITE CYCLE(1) (\overline{OE} Clock)



TIMING WAVEFORM OF WRITE CYCLE(2) (\overline{OE} Low Fixed)



NOTES (WRITE CYCLE)

1. All write cycle timing is referenced from the last valid address to the first transition address.
2. A write occurs during the overlap of a low \overline{CS} and a low \overline{WE} . A write begins at the latest transition among \overline{CS} going low and \overline{WE} going low. A write ends at the earliest transition among \overline{CS} going high and \overline{WE} going high. t_{WP} is measured from the beginning of write to the end of write.
3. t_{CW} is measured from the later of \overline{CS} going low to end of write.
4. t_{AS} is measured from the address valid to the beginning of write.
5. t_{WR} is measured from the end of write to the address change. t_{WR} applied in case a write ends as \overline{CS} , or \overline{WE} going high.
6. If \overline{OE} , \overline{CS} and \overline{WE} are in the Read Mode during this period, the I/O pins are in the output low-Z state. Inputs of opposite phase of the output must not be applied because bus contention can occur.
7. For common I/O applications, minimization or elimination of bus contention conditions is necessary during read and write cycle.
8. If \overline{CS} goes low simultaneously with \overline{WE} going low or after \overline{WE} going low, the outputs remain high impedance state.
9. Dout is the read data of the new address.
10. When \overline{CS} is low : I/O pins are in the output state. The input signals in the opposite phase leading to the output should not be applied.

FUNCTIONAL DESCRIPTION

| \overline{CS} | \overline{WE} | \overline{OE} | Mode | I/O Pin | Supply Current |
|-----------------|-----------------|-----------------|----------------|---------|----------------------|
| H | X* | X | Not Select | High-Z | I_{SB} , I_{SB1} |
| L | H | H | Output Disable | High-Z | I_{CC} |
| L | H | L | Read | DOUT | I_{CC} |
| L | L | X | Write | DIN | I_{CC} |

Note : X means Don't Care.