

## LOW SKEW PLL-BASED CMOS CLOCK DRIVER (WITH 3-STATE)

1DT74FCT88915TT 55/70/100/133

### **FEATURES:**

- 0.5 MICRON CMOS Technology
- Input frequency range: 10MHz f2Q Max. spec (FREQ\_SEL = HIGH)
- · Max. output frequency: 133MHz
- Pin and function compatible with MC88915T
- 5 non-inverting outputs, one inverting output, one 2x output, one ÷2 output; all outputs are TTL-compatible
- · 3-State outputs
- Duty cycle distortion < 800ps (max.)</li>
- TTL level output voltage swing
- 64/-15mA drive at TTL output voltage levels
- · Available in 28 pin PLCC and SSOP packages

### **DESCRIPTION:**


The FCT88915TT uses phase-lock loop technology to lock the frequency and phase of outputs to the input reference clock. It provides low skew clock distribution for high performance PCs and workstations. One of the outputs is fed back to the PLL at the FEEDBACK input resulting in essentially delay across the device. The PLL consists of the phase/frequency detector, charge pump, loop filter and VCO. The VCO is designed for a 2Q operating frequency range of 40MHz to f2Q Max.

The FCT88915TT provides 8 outputs, the  $\overline{\rm Q5}$  output is inverted from the Q outputs. The 2Q runs at twice the Q frequency and Q/2 runs at half the Q frequency.

The FREQ\_SEL control provides an additional  $\div 2$  option in the output path. PLL\_EN allows bypassing of the PLL, which is useful in static test modes. When PLL\_EN is low, SYNC input may be used as a test clock. In this test mode, the input frequency is not limited to the specified range and the polarity of outputs is complementary to that in normal operation (PLL\_EN = 1). The LOCK output attains logic HIGH when the PLL is in steady-state phase and frequency lock. When OE/RST is low, all the outputs are put in high impedance state and registers at Q,  $\overline{Q}$  and Q/2 outputs are reset.

The FCT88915TT requires one external loop filter component as recommended in Figure 1.


# FUNCTIONAL BLOCK DIAGRAM FEEDBACK



The IDT logo is a registered trademark of Integrated Device Technology, Inc.

3072 drw 01

## **PIN CONFIGURATIONS**



## **PIN DESCRIPTION**

Pin Name	I/O	Description
SYNC(0)	I	Reference clock input.
SYNC(1)	I	Reference clock input.
REF_SEL	I	Chooses reference between SYNC (0) & SYNC (1). (Refer to functional block diagram).
FREQ_SEL	1	Selects between $\div$ 1 and $\div$ 2 frequency options. (Refer to functional block diagram).
FEEDBACK	I	Feedback input to phase detector.
LF	1	Input for external loop filter connection.
Q0-Q4	0	Clock output.
Q5	0	Inverted clock output.
2Q	0	Clock output (2 x Q frequency).
Q/2	0	Clock output (Q frequency ÷ 2).
LOCK	0	Indicates phase lock has been achieved (HIGH when locked).
OE/RST	1	Asynchronous reset (active LOW) and output enable (active HIGH). When HIGH, outputs are enabled. When LOW, outputs are in HIGH impedance.
PLL_EN	ı	Disables phase-lock for low frequency testing. (Refer to functional block diagram).

3072 tbl 01

2

## **ABSOLUTE MAXIMUM RATINGS**(1)

Symbol	Description	Max.	Unit
VTERM	Terminal Voltage with Respect to	-0.5 to +7	٧
	GND		
Tstg	Storage Temperature	-65 to +150	°C
lout	DC Output Current	-60 to +120	mA

#### NOTES:

3072 tbl 02

- Stresses greater than those listed under ABSOLUTE MAXIMUM RAT-INGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability. No terminal voltage may exceed Vcc by +0.5V unless otherwise noted.
- 2. Input and Vcc terminals.
- 3. Output and I/O terminals.

## **CAPACITANCE** (TA = +25°C, f = 1.0MHz)

Symbol	Parameter <sup>(1)</sup>	Conditions	Тур.	Max.	Unit
CIN	Input Capacitance	VIN = 0V	4.5	6	pF
Соит	Output Capacitance	Vout = 0V	5.5	8	pF 72 lnk 03

NOTE:

1. This parameter is measured at characterization but not tested.

### DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE

Following Conditions Apply Unless Otherwise Specified:

Commercial: TA = 0°C to 70°C,  $Vcc = 5.0V \pm 5\%$ 

Symbol	Parameter	Test Cor	nditions <sup>(1)</sup>	Min.	Typ. <sup>(2)</sup>	Max.	Unit
ViH	Input HIGH Level	Guaranteed Logic H	IIGH Level	2	_	_	٧
VIL	Input LOW Level	Guaranteed Logic L	OW Level	_	_	0.8	V
Iн	Input HIGH Current	Vcc = Max.	VI = VCC	_	_	±1	μА
lıL	Input LOW Current		VI = GND	_	<u> </u>	±1	μА
lozh	High Impedance Output Current	Vcc = Max.	_	<u> </u>	±1	μА	
lozL	1		Vo = 0.5V	_	_	±1	μА
Vik	Clamp Diode Voltage	Vcc = Min., In = −1	8mA	_	-0.7	-1.2	V
Vн	Input Hysteresis	-	_	_	100	_	mV
Vон	Output HIGH Voltage	Vcc = Min.	IOH = -3mA	2.5	3.5	_	V
		VIN = VIH or VIL	Iон = -15mA	2.4	3.5	_	V
			$IOH = -32mA^{(3)}$	2	3	_	V
Vol	Output LOW Voltage	Vcc = Min.	IOL = 64mA	_	0.2	0.55	V
		VIN = VIH or VIL					
ICCL	Quiescent Power Supply Current	Vcc = Max., Vin = G	iND or Vcc	_	2	6	mA
Іссн		(Test mode)					
Iccz					1		

9.7

#### NOTES:

3072 tbl 04

- 1. For conditions shown as Max. or Min., use appropriate value specified under Electrical Characteristics for the applicable device type.
- 2. Typical values are at Vcc = 5.0V, +25°C ambient.
- 3. Duration of the condition can not exceed one second.

3

## **POWER SUPPLY CHARACTERISTICS**

Symbol	Parameter	Test Con	ditions <sup>(1)</sup>	Min.	Typ.(2)	Max.	Unit
Δlcc	Quiescent Power Supply Current TTL Inputs HIGH	$VCC = Max.$ $VIN = VCC - 2.1V^{(3)}$	_	0.5	1.5	mA	
ICCD	Dynamic Power Supply Current <sup>(4)</sup>	Vcc = Max. All Outputs Open	_	0.25	0.4	mA/ MHz	
CPD	Power Dissipation Capacitance	50% Duty Cycle	_	15	40	рF	
Ic	Total Power Supply Current <sup>(5,6)</sup>	Vcc = Max. PLL_EN = 1, LOCK = 1, SYNC frequency = 20MH All other outputs open		25	40	mA	
		Vcc = Max. PLL_EN = 1, LOCK = 1, SYNC frequency = 20MF Thevenin termination. A	_	42	60	mA	

#### NOTES:

3072 tbl 05

- 1. For conditions shown as Max. or Min., use appropriate value specified under Electrical Characteristics.
- 2. Typical values are at Vcc = 5.0V, +25°C ambient.
- 3. Per TTL driven input; all other inputs at Vcc or GND.
- 4. This parameter is not directly testable, but is derived for use in Total Power Supply Calculations. It is derived with Q frequency as the reference.
- 5. Values for these conditions are examples of the loc formula. These limits are guaranteed but not tested.
- 6. IC = IQUIESCENT + INPUTS + IDYNAMIC

 $IC = ICC + \Delta ICC DHNT + ICCD (f) + ILOAD$ 

Icc = Quiescent Current (IccL, IccH and Iccz)

ΔICC = Power Supply Current for a TTL High Input

DH = Duty Cycle for TTL Inputs High

NT = Number of TTL Inputs at DH

ICCD = Dynamic Current Caused by an Input Transition Pair (HLH or LHL)

f = 2Q frequency

ILOAD = Dynamic Current due to load.

## SYNC INPUT TIMING REQUIREMENTS

Symbol	Parameter	Min.	Max.	Unit
TRISE/FALL	Rise/Fall Times, SYNC inputs (0.8V to 2.0V)		က	ns
Frequency	Input Frequency, SYNC Inputs	10.0 <sup>(1)</sup>	2Q fmax	MHz
Duty Cycle	Input Duty Cycle, SYNC Inputs	25%	75%	_

3053 tbl 06

#### OUTPUT FREQUENCY SPECIFICATIONS

<u> </u>	HEQUEINOT OF EOIL TO ATTOMO						
				М	ax. <sup>(2)</sup>		
Symbol	Parameter	Min.	55	70	100	133	Unit
f2Q	Operating frequency 2Q Output	40	55	70	100	133	MHz
fQ	Operating frequency Q0-Q4, Q5 Outputs	20	27.5	35	50	66.7	MHz
fQ/2	Operating frequency Q/2 Output	10	13.75	17.5	25	33.3	MHz

NOTES:

3072 tbl 07

- 1. Note 8 in "General AC Specification Notes" and Figure 2 describes this specification and its actual limits depending on the feedback connection.
- 2. Maximum operating frequency is guaranteed with the part in a phase locked condition and all outputs loaded.

## **SWITCHING CHARACTERISTICS OVER OPERATING RANGE**

Symbol	Parameter	Condition <sup>(1)</sup>	Min.	Max.	Unit
trise/fall	Rise/Fall Time	Load = $50\Omega$ to	0.2 <sup>(2)</sup>	1.4	ns
All Outputs	(between 0.8V and 2.0V)	Vcc/2, CL = 20pF			
tpulse width (3)	Output Pulse Width	]	0.5tcycle - 0.8 <sup>(5)</sup>	0.5tcycle + 0.8 <sup>(5)</sup>	ns
All outputs <sup>(3)</sup>	Q0-Q4, Q5, Q/2, 2Q @ 1.5V				
tPD	SYNC input to FEEDBACK delay	Load = $50\Omega$ to	-0.2	+1.2	ns
SYNC-FEEDBACK <sup>(3)</sup>	(measured at SYNC0 or 1 and FEEDBACK	Vcc/2, CL = 20pF			
	input pins)	0.1μF from LF to			
		Analog GND <sup>(5)</sup>			
tskewr	Output to Output Skew	Load = $50\Omega$ to	_	600	ps
(rising) <sup>(3,4)</sup>	between outputs 2Q, Q0-Q4,	Vcc/2, CL = 20pF			
	Q/2 (rising edges only)	]			
tskewf	Output to Output Skew		_	350	ps
(falling)(3,4)	between outputs Q0-Q4 (falling edges only)				
tskewall <sup>(3,4)</sup>	Output to Output Skew	]	_	600	ps
	2Q, Q/2, Q0-Q4 rising, Q5 falling				
tLOCK <sup>(6)</sup>	Time required to acquire	]	1(2)	10	ms
	Phase-Lock from time				
	SYNC input signal is received				
tpzh	Output Enable Time	]	3(2)	14	ns
tPZL	$OE/\overline{RST}$ (LOW-to-HIGH) to Q, 2Q, Q/2, $\overline{Q}$				
tphz	Output Disable Time	]	3 <sup>(2)</sup>	14	ns
tPLZ	$\overline{OE/RST}$ (HIGH-to-LOW) to Q, 2Q, Q/2, $\overline{Q}$				

#### **GENERAL AC SPECIFICATION NOTES:**


3072 tbl 08

- 1. See test circuit and waveforms.
- 2. Minimum limits are guaranteed but not tested.
- 3. These specifications are guaranteed but not production tested.
- 4. Under equally loaded conditions, as specified under test conditions, and at a fixed temperature and voltage.
- 5. tCYCLE = 1/frequency at which each output  $(Q, \overline{Q}, Q/2 \text{ or } 2Q)$  is expected to run.
- 6. With Vcc fully powered-on and an output properly connected to the FEEDBACK pin. tLocκ Max. is with C1 = 0.1μF, tLocκ Min. is with C1 = 0.01μF. (Where C1 is loop filter capacitor shown in Figure 1).

9.7 5

#### NOTES:

7. These two specs (trise/Fall and trouse width 2Q output) guarantee that the FCT88915TT meets 68040 P-Clock input specification.




8. The wiring diagrams and written explanations of Figure 4 demonstrate the input and output frequency relationships for various possible feedback configurations. The allowable SYNC input range to stay in the phase-locked condition is also indicated. There are two allowable SYNC frequency ranges, depending on whether FREQ\_SEL is HIGH or LOW. Also it is possible to feed back the Q5 output, thus creating a 180° phase shift between the SYNC input and the Q outputs. The table below summarizes the allowable SYNC frequency range for each possible configuration.


FREQ_SEL Level	Feedback Output	Allowable SYNC Input Frequency Range (MHz)	Corresponding 2Q output Frequency Range	Phase Relationship of the Q Outputs to Rising SYNC Edge
HIGH	Q/2	10 to (2Q fMAX Spec)/4	40 to (2Q fMAX Spec)	0°
HIGH	Any Q (Q0-Q4)	20 to (2Q fMAX Spec)/2	40 to (2Q fMAX Spec)	0°
HIGH	Q5	20 to (2Q fMAX Spec)/2	40 to (2Q fMAX Spec)	180°
HIGH	2Q	40 to (2Q fMAX Spec)	40 to (2Q fMAX Spec)	0°
LOW	Q/2	5 to (2Q fmax Spec)/8	20 to (2Q fMAX Spec)/2	0°
LOW	Any Q (Q0-Q4)	10 to (2Q fмах Spec)/4	20 to (2Q fMAX Spec)/2	0°
LOW	Q5	10 to (2Q fMAX Spec)/4	20 to (2Q fMAX Spec)/2	180°
LOW	2Q	20 to (2Q fMAX Spec)/2	20 to (2Q fMAX Spec)/2	0°

3072 tbl 09

6

9. The tPD spec describes how the phase offset between the SYNC input and the output connected to the FEEDBACK input, varies with process, temperature and voltage. The phase measurements were made at 1.5V. The Q/2 output was terminated at the FEEDBACK input with 100Ω to Vcc and 100Ω to ground. tPD measurements were made with the loop filter connection shown below:





A separate Analog power supply is not necessary and should not be used. Following these prescribed guidelines is all that is necessary to use the FCT88915TT in a normal digital environment.

3072 drw 06

Figure 1. Recommended Loop Filter and Analog Isolation Scheme for the FCT88915TT


#### NOTES:

- 1. Figure 1 shows a loop filter and analog isolation scheme which will be effective in most applications. The following guidelines should be followed to ensure stable and jitter-free operation:
  - a. All loop filter and analog isolation components should be tied as close to the package as possible. Stray current passing through the parasitics of long traces can cause undesirable voltage transients at the LF pin.
  - b. The 10μF low frequency bypass capacitor and the 0.1μF high frequency bypass capacitor form a wide bandwidth filter that will minimize the 88915TT's sensitivity to voltage transients from the system digital Vcc supply and ground planes.
     If good bypass techniques are used on a board design near components which may cause digital Vcc and ground noise, Vcc step deviations should not occur at the 88915TT's digital Vcc supply. The purpose of the bypass filtering scheme shown in figure 1 is to give the 88915TT additional protection from the power supply and ground plane transients that can occur in a high frequency, high speed digital system.
  - c. The loop filter capacitor  $(0.1\mu F)$  can be a ceramic chip capacitor, the same as a standard bypass capacitor.
- In addition to the bypass capacitors used in the analog filter of figure 1 there should be a 0.1μF bypass capacitor between each of the other (digital) four Vcc pins and the board ground plane. This will reduce output switching noise caused by the 88915TT outputs, in addition to reducing potential for noise in the "analog" section of the chip. These bypass capacitors should also be tied as close to the 88915TT package as possible.

The frequency relationship shown here is applicable to all Q outputs (Q0, Q1, Q2, Q3 and Q4).

## 1:2 INPUT TO "Q" OUTPUT FREQUENCY RELATIONSHIP

In this application, the Q/2 output is connected to the FEEDBACK input. The internal PLL will line up the positive edges of Q/2 and SYNC, thus the Q/2 frequency will equal the SYNC frequency. The Q outputs (Q0-Q4,  $\overline{\rm Q5}$ ) will always run at 2X the Q/2 frequency, and the 2Q output will run at 4X the Q/2 frequency.




Allowable Input Frequency Range: 10MHz to (f2Q FMAX Spec /4 (for FREQ\_SEL HIGH) 5MHz to (f2Q FMAX Spec /8 (for FREQ\_SEL LOW)

Figure 2a. Wiring Diagram and Frequency Relationships With Q/2
Output Feedback

# 1:1 INPUT TO "Q" OUTPUT FREQUENCY RELATIONSHIP

In this application, the Q4 output is connected to the FEEDBACK input. The internal PLL will line up the positive edges of Q4 and SYNC, thus the Q4 frequency (and the rest of the "Q" outputs) will equal the SYNC frequency. The Q/2 output will always run at 1/2 the Q frequency, and the 2Q output will run at 2X the Q frequency.



Allowable Input Frequency Range:


20MHz to (f2Q FMAX Spec)/2 (for FREQ\_SEL HIGH)

10MHz to (f2Q FMAX Spec)/4 (for FREQ\_SEL LOW)

Figure 2b. Wiring Diagram and Frequency Relationships With Q4
Output Feedback

## 2:1 INPUT TO "Q" OUTPUT FREQUENCY RELATIONSHIP

In this application, the 2Q output is connected to the FEEDBACK input. The internal PLL will line up the positive edges of 2Q and SYNC, thus the 2Q frequency will equal the SYNC frequency. The Q/2 output will always run at 1/4 the 2Q frequency, and the Q output will run at 1/2 the 2Q frequency.



Allowable Input Frequency Range: 40MHz to (f2Q FMAX Spec) (for FREQ\_SEL HIGH) 20MHz to (f2Q FMAX Spec)/2 (for FREQ\_SEL LOW)

Figure 2c. Wiring Diagram and Frequency Relationships With 2Q Output Feedback

8




Figure 3. Multiprocessing Application Using the FCT88915TT for Frequency Multiplication and Low Board-to-Board skew

### FCT88915TT System Level Testing Functionality

When the PLL\_EN pin is LOW, the PLL is bypassed and the FCT88915TT is in low frequency "test mode". In test mode (with FREQ\_SEL HIGH), the 2Q output is inverted from the selected SYNC input, and the Q outputs are divide-by-2 (negative edge triggered) of the SYNC input, and the Q/2 output is divide-by-4 (negative edge triggered). With FREQ\_SEL LOW the 2Q output is divide-by-2 of the SYNC, the Q outputs divide-by-4, and the Q/2 output divide-by-8.


These relationships can be seen in the block diagram. A recommended test configuration would be to use SYNC0 or SYNC1 as the test clock input, and tie PLL\_EN and REF\_SEL together and connect them to the test select logic.


This functionality is needed since most board-level testers run at 1 MHz or below, and the FCT 88915TT cannot lock onto that low of an input frequency. In the test mode described above, any test frequency test can be used.

#### **TEST CIRCUITS AND WAVEFORM**

## **50** $\Omega$ to VCC/2, CL = 20pF


### **ENABLE AND DISABLE TEST CIRCUIT**





PROPAGATION DELAY, OUTPUT SKEW

3072 lnk 12



#### NOTES:

#### (These waveforms represent the hookup of Figure 2a)

- 1. The FCT88915TT aligns rising edges of the FEEDBACK input and SYNC input, therefore the SYNC input does not require a 50% duty cycle.
- 2. All skew specs are measured between the 1.5V crossing point of the appropriate output edges. All skews are specified as "windows", not as ± deviation around a center point.
- 3. If a Q output is connected to the FEEDBACK input (this situation is not shown), the Q output frequency would match the SYNC input frequency, the 2Q output would run at twice the SYNC frequency and the Q/2 output would run at half the SYNC frequency.

## **ENABLE AND DISABLE TIMES**

#### **ENABLE DISABLE** 3V CONTROL 1.5V **INPUT** 0V t PLZ $t_{PZL}$ 3.5V OUTPUT SWITCH' NORMALLY 1.5V CLOSED LOW 0.3VVol t<sub>PZH</sub> t PHZ $V_{OH}$ OUTPUT 0.3\ **SWITCH** 1.5V NORMALLY **OPEN** HIGH. 0V NOTES: 3072 drw 14

#### Diagram shown for input Control Enable-LOW and input Control Disable-HIGH

#### 2. Pulse Generator for All Pulses: $t_F \le 2.5 n_S$ ; $t_R \le 2.5 n_S$

### **SWITCH POSITION**


Test	Switch
Disable Low	Closed
Enable Low	
Disable High	Open
Enable High	
	3072 tbl 10


#### **DEFINITIONS:**

CL= Load capacitance: includes jig and probe capacitance.

RT = Termination resistance: should be equal to Zou⊤ of the Pulse Generator.

## **ORDERING INFORMATION**





## PACKAGE DIAGRAM OUTLINES

## PLCC (Continued)

REVISIONS										
DCN	REV	DESCRIPTION	DATE	APPROVED						
27647	06	REDRAW TO JEDEC FORMAT	03/15/95							

	DWG #		J28-	1	DWG	1	J44-	1	DWG # J52			DWG # J52−1 E		DWG # J68-1		1	DWG	NG # J84−1		1		
Ş	JEDE	C VARIAT			JEDEC VARIATION		JEDEC VARIATION		N	JEDE	C VARIAT	ion .	N	JEDE	C VARIAT	10N	N	JEDE	C VARIAT	ION		
9		AB		] 🖁		AC		] P		AD		🖁		AE		P		AF		ļĝ		
Ľ	MIN	NOM	MAX	E	MIN	NOM	MAX	É	MIN	NOM	MAX	Ė	MIN	NOM	MAX	È	MIN	NOM	MAX	Ė		
A	.165	.172	.180		.165	.172	.180		.165	.172	.180		.165	.172	.180		.165	.172	.180			
A1	.095	.105	.115		.095	.105	.115		.095	.105	.115		.095	.105	.115		.095	.105	.115	_		
A2	.062	_	.083		.062	-	.083		.062	T -	.083		.062	-	.083	М	.059	-	.080	$\vdash$		
D	.485	.490	.495		.685	.690	.695		.785	.790	.795		.985	.990	.995		1.185	1,190	1.195			
D1	.450	.453	.456	3,4	.650	.653	.656	3,4	.750	.753	.756	3,4	.950	.953	.956	3.4	1,150	1.154	1,156	3.4		
D2	.195	.205	.215	5	.295	.305	.315	5	.345	.355	.365	5	.445	.455	.465	5	.545	.555	.565	5		
Ε	.485	.490	.495		.685	.690	.695		.785	.790	.795		.985	.990	.995		1.185	1,190	1,195	- <u>-</u>		
E١	.450	.453	.456	3,4	.650	.653	656	3,4	.750	.753	.756	3,4	.950	953	.956	3,4	1,150	1.154	1.156	3,4		
E2	.191	.205	.219	5	.291	.305	.319	5	.341	.355	.369	5	.441	.455	.469	5	.541	.555	.569	5		
N		28				44			1	52						68				84		Ť

## NOTES:

1 ALL DIMENSIONING AND TOLERANCING CONFORM TO ANSI Y14.5M-1982

DATUMS A-B AND -D- TO BE DETERMINED AT DATUM PLANE -H-

⚠ DIMENSIONS D1 AND E1 ARE TO BE DETERMINED AT DATUM PLANE —H—

⚠ DIMENSIONS D1 AND E1 DO NOT INCLUDE MOLD PROTRUSION. ALLOWABLE MOLD PROTRUSION IS .010 PER SIDE. D1 AND E1 ARE BODY SIZE DIMENSIONS INCLUDING MOLD MISMATCH

△ DIMENSIONS D2 AND E2 ARE TO BE DETERMINED AT SEATING PLANE —C—CONTACT POINT

DETAIL OF PIN 1 IDENTIFIER IS OPTIONAL BUT MUST BE LOCATED WITHIN THE ZONE INDICATED

LEAD WIDTH DIMENSION DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION IS .007 TOTAL MAXIMUM PER LEAD

**A** EXACT SHAPE OF EACH CORNER IS OPTIONAL

10 ALL DIMENSIONS ARE IN INCHES

 $\Phi$ 

THIS OUTLINE CONFORMS TO JEDEC PUBLICATION 95 REGISTRATION MS-018, VARIATION AB, AC, AD, AE & AF. EXCEPTIONS: JEDEC MAXIMUM BASE METAL LEAD WIDTH IS .018


TOLERANCES UNLESS SPEI DECIMAL XX± XXX± XXXX±			Integrated Devic 2975 Stender Woy, 5 PHONE: (408) 727-8 FAX: (408) 492-8674	ianta Clore, CA 116	95054
APPROVALS	DATE	TITLE	PL PACKAGE OUTLI	NE	
DRAWN ALA	08/15/86	1	SQUARE PLCC		
CHECKED		1	.050 PITCH		
		SIZE	DRAWING No.		REV
		С	PSC-40	800	06
		DO NO	T SCALE DRAWING	01	1
				0,	٦

## PACKAGE DIAGRAM OUTLINES

## PLCC (Continued)


		REVISIONS		-
DCN	Æ	DESCRIPTION	DATE	APPROVED
27647	8	REDRAW TO JEDEC FORMAT	03/15/95	

## LAND PATTERN DIMENSIONS



	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX
P	.520	.528	.720	.728	.820	.828	1.020	1.028	1.220	1.228
P1	.354	.362	.554	.562	.654	.662	.854	.862	1.054	1.062
P2	.300	BSC	.500 BSC		.600	BSC	.800	BSC	1.000	BSC
N	2	8		14	52		68		84	

TOLERANCES UNLESS SPE DECIMAL XX± XXX± XXXX± XXXX±	CIFIED ANGULAR ±		Integrated Device Technolog 2975 Stender Woy, Sonto Cloru, CA dt PHONE: (408) 727-8116 FAX: (408) 482-8674 TWX: 910-3	95054
APPROVALS	DATE	TITLE	PL PACKAGE OUTLINE	
DRAWN ALL	08/15/89		SQUARE PLCC	
CHECKED		ŀ	.050 PITCH	
		SZE	DRAWING No.	REV
		С	PSC-4008	06
				*



## PACKAGE DIAGRAM OUTLINES

## SSOP (Continued)


	DWG #		S020-	7	DWC	; #	S024-	-7	DWG	1	S028-	-7
Ş	JEDEC VARIATION			Z	JEDEC VARIATION			N	JEDE	C VARIAT	ION	
B		AE		Ņ		AG		ğ	AH			
L.	MIN	NOM	MAX	Ė	MIN	NOM	MAX	É	MIN	NOM	MAX	É
A	1.73	1.86	1,99		1.73	1.86	1.99		1.73	1.86	1.99	
A1	.05	.13	.21		.05	.13	.21		.05	.13	.21	
A2	1.68	1.73	1.78		1.68	1.73	1.78		1.68	1.73	1.78	
D	7.07	7.20	7.33	4,5	8.07	8.20	8.33	4,5	10.07	10.20	10.33	4,5
E	7.65	7.80	7.90	3	7.65	7.80	7.90	3	7.65	7.80	7.90	3
E1	5.20	5.30	5.38	4,6	5.20	5.30	5.38	4,6	5.20	5.30	5.38	4,6
N	]	20				24				28		

### NOTES:

- ALL DIMENSIONING AND TOLERANCING CONFORM TO ANSI Y14.5M-1982
- A DATUMS AND BE DETERMINED AT DATUM PLANE H
- △ DIMENSION E TO BE DETERMINED AT SEATING PLANE —C—
- DIMENSIONS D AND E1 ARE TO BE DETERMINED AT DATUM PLANE -H-
- DIMENSION D DOES NOT INCLUDE MOLD FLASH, PROTRUSIONS OR GATE BURRS.
  MOLD FLASH, PROTRUSIONS OR GATE BURRS SHALL NOT EXCEED .20 mm PER SIDE
- DIMENSION E1 DOES NOT INCLUDE INTERLEAD FLASH OR PROTRUSIONS. INTERLEAD FLASH OR PROTRUSIONS SHALL NOT EXCEED .20 mm PER SIDE
- $\triangle$  Detail of Pin 1 identifier is optional but must be located within the zone indicated
- LEAD WIDTH DIMENSION DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION IS .13 mm in excess of the lead width dimension at maximum material condition. Dambar cannot be located on the lower radius or the foot
- THESE DIMENSIONS APPLY TO THE FLAT SECTION OF THE LEAD BETWEEN .10 AND .25 mm FROM THE LEAD TIP
- 10 ALL DIMENSIONS ARE IN MILLIMETERS
- 11 THIS OUTLINE CONFORMS TO JEDEC PUBLICATION 95 REGISTRATION MO-150, VARIATION AE, AG & AH

		REVISIONS		
DCN	REV	DESCRIPTION	DATE	APPROVED
20286	00	INITIAL RELEASE	04/15/91	T. VU
24536	01	ADD 28 LD	07/27/93	T. VU
27493	02	REDRAW TO JEDEC FORMAT	03/15/95	

## LAND PATTERN DIMENSIONS



.	MIN	MAX	MIN	MAX	MIN	MAX
Р	8.60	8.80	8.60	8.80	8.60	8.80
Ρ١	5.10	5.30	5.10	5.30	5.10	5.30
P2	5.85	5.85 BSC 7.15 BSC		BSC	8.45 BSC	
Х	.30	.40	.30	.40	.30	.40
е	.65 BSC		.65 BSC		.65	BSC
N	2	0	2	4	7	18

TOLERANCES UNLESS SPE DECIMAL XX± XXX± XXX± XXXX±		Integrated Device Technology, Inc. 2975 Stender Wey, Sonte Chara, CA 95054 PHONE: (408) 727-9116 FAX: (408) 482-8874 PW: 910-338-2070					
APPROVALS	DATE	TITLE	PY PACKAGE OUTLINE				
DRAWN ALL	04/15/91		5.3 mm BODY WIDTH SSOP				
CHECKED			.65 mm PTICH				
		SIZE	DRAWING No.	REV			
		С	PSC-4032	02			
		DO NO	T SCALE DRAWING				
				$\supset$			

■ 4825771 0021984 80T **■**