

SN54F113, SN74F113 DUAL J-K NEGATIVE-EDGE-TRIGGERED FLIP-FLOPS WITH PRESET

D2932, MARCH 1987—REVISED JANUARY 1989

- Package Options Include Plastic "Small Outline" Packages, Ceramic Chip Carriers, and Standard Plastic and Ceramic 300-mil DIPs
- Dependable Texas Instruments Quality and Reliability

description


These devices contain two independent J-K negative-edge-triggered flip-flops. A low level at the Preset input sets the outputs regardless of the levels of the other inputs. When Preset (PRE) is inactive (high), data at the J and K inputs meeting the setup time requirements are transferred to the outputs on the negative-going edge of the clock pulse. Clock triggering occurs at a voltage level and is not directly related to the rise time of the clock pulse. Following the hold time interval, data at the J and K inputs may be changed without affecting the levels at the outputs. These versatile flip-flops can perform as toggle flip-flops by tying J and K high.

The SN54F113 is characterized for operation over the full military temperature range of -55°C to 125°C . The SN74F113 is characterized for operation from 0°C to 70°C .


FUNCTION TABLE

INPUTS				OUTPUTS	
PRE	CLK	J	K	Q	\bar{Q}
L	X	X	X	H	L
H	↓	L	L	Q_0	\bar{Q}_0
H	↓	H	L	H	L
H	↓	L	H	L	H
H	↓	H	H	TOGGLE	
H	H	X	X	Q_0	\bar{Q}_0

SN54F113 . . . J PACKAGE
SN74F113 . . . D OR N PACKAGE
(TOP VIEW)




SN54F113 . . . FK PACKAGE
(TOP VIEW)



NC—No internal connection


logic symbol†



†This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.
Pin numbers shown are for D, J, and N packages.

SN54F113, SN74F113 DUAL J-K NEGATIVE-EDGE-TRIGGERED FLIP-FLOPS WITH PRESET

logic diagram (positive logic)



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

2

Data Sheets

Supply voltage, V _{CC}	-0.5 V to 7 V
Input voltage [†]	-1.2 V to 7 V
Input current	-30 mA to 5 mA
Voltage applied to any output in the high state	-0.5 V to V _{CC}
Current into any output in the low state	40 mA
Operating free-air temperature range: SN54F113	-55°C to 125°C
SN74F113	0°C to 70°C
Storage temperature range	-65°C to 150°C

¹The input voltage ratings may be exceeded provided the input current ratings are observed.

recommended operating conditions

		SN54F113			SN74F113			UNIT
		MIN	NOM	MAX	MIN	NOM	MAX	
V _{CC}	Supply voltage	4.5	5	5.5	4.5	5	5.5	V
V _{IH}	High-level input voltage	2			2			V
V _{IL}	Low-level input voltage							
I _{IK}	Input clamp current	PRODUCT PREVIEW			0.8			V
I _{OH}	High-level output current				-18			mA
I _{OL}	Low-level output current	PRODUCT PREVIEW			-1			mA
T _A	Operating free-air temperature				20			mA
		-55		125	0		70	°C

SN54F113, SN74F113
DUAL J-K NEGATIVE-EDGE-TRIGGERED FLIP-FLOPS
WITH PRESET

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	SN54F113			SN74F113			UNIT
		MIN	TYP [†]	MAX	MIN	TYP [†]	MAX	
V _{IK}	V _{CC} = 4.5 V, I _I = -18 mA			-1.2			-1.2	V
V _{OH}	V _{CC} = 4.5 V, I _{OH} = -1 mA	2.5	3.4		2.5	3.4		V
V _{OL}	V _{CC} = 4.75 V, I _{OL} = 20 mA			2.7				
I _I	V _{CC} = 4.5 V, V _I = 7 V			0.3	0.5		0.3	V
I _{IH}	V _{CC} = 5.5 V, V _I = 2.7 V			0.1			0.1	mA
I _{IL}	J or K			20			20	μA
	PRE			-0.6			-0.6	
	CLK			-3			-3	mA
I _{OS} [‡]	V _{CC} = 5.5 V, V _O = 0	-60		-150	-60		-150	mA
I _{CC}	V _{CC} = 5.5 V, See Note 1			12	19		12	19

timing requirements over recommended operating free-air temperature range (unless otherwise noted)

		V _{CC} = 5 V, T _A = 25°C		V _{CC} = 4.5 V to 5.5 V, T _A = MIN to MAX [§]		UNIT	
		'F113		SN54F113			
		MIN	MAX	MIN	MAX		
f _{clock}	Clock frequency	0	110			0	100
t _{su}	Setup time before CLK↓	4			5		ns
	Data high						
	Data low	3			3.5		
t _h	Hold time after CLK↓	0			0		ns
t _w	Pulse duration	CLK high or low	4.5		5		ns
	PRE low	4.5			5		
t _{su}	Inactive-state setup time [†] before CLK↓	PRE high	4			5	ns

switching characteristics (see Note 2)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V _{CC} = 5 V, C _L = 50 pF, R _L = 500 Ω, T _A = 25°C		V _{CC} = 4.5 V to 5.5 V, C _L = 50 pF, R _L = 500 Ω, T _A = MIN to MAX [§]		UNIT	
			'F113		SN54F113			
			MIN	TYP	MAX	MIN	MAX	
f _{max}			110	125			100	MHz
t _{PLH}	CLK	Q or \bar{Q}	1.2	3.6	6		1.2	7
t _{PHL}			1.2	3.6	6		1.2	7
t _{PLH}	PRE	Q or \bar{Q}	1.2	4.1	6.5		1.2	7.5
t _{PHL}			1.2	4.1	6.5		1.2	7.5

[†]All typical values are at V_{CC} = 5 V, T_A = 25°C.

[‡]Not more than one output should be shorted at a time and the duration of the short circuit should not exceed one second.

[§]For conditions shown as MIN or MAX, use the appropriate value specified under Recommended Operating Conditions.

NOTES: 1. I_{CC} is measured with all outputs open with the Q and \bar{Q} outputs alternately at high level; at the time of measurement, the clock input is grounded.

2. Load circuits and waveforms are shown in Section 1.