SCLS429I - MAY 1999 - REVISED JANUARY 2011

- 2-V to 5.5-V V<sub>CC</sub> Operation
- Support Mixed-Mode Voltage Operation on All Ports
- Fast Switching
- High On-Off Output-Voltage Ratio
- Low Crosstalk Between Switches
- Extremely Low Input Current
- Latch-Up Performance Exceeds 100 mA Per JESD 78, Class II
- ESD Protection Exceeds JESD 22
  - 2000-V Human-Body Model (A114-A)
  - 200-V Machine Model (A115-A)
  - 1000-V Charged-Device Model (C101)


## description/ordering information

These dual 4-channel CMOS analog multiplexers/demultiplexers are designed for 2-V to 5.5-V  $V_{CC}$  operation.


The 'LV4052A devices handle both analog and digital signals. Each channel permits signals with amplitudes up to 5.5 V (peak) to be transmitted in either direction.

Applications include signal gating, chopping, modulation or demodulation (modem), and signal multiplexing for analog-to-digital and digital-to-analog conversion systems.

### SN54LV4052A . . . J OR W PACKAGE SN74LV4052A . . . D, DB, DGV, N, NS, OR PW PACKAGE (TOP VIEW)



# SN74LV4052A ... RGY PACKAGE (TOP VIEW)



### **ORDERING INFORMATION**

T <sub>A</sub>	PACKAGE <sup>†</sup>		ORDERABLE PART NUMBER	TOP-SIDE MARKING
	PDIP – N	Tube of 25	SN74LV4052AN	SN74LV4052AN
	QFN – RGY	Reel of 1000	SN74LV4052ARGYR	LW052A
	0010 B	Tube of 40	SN74LV4052AD	11/40504
	SOIC – D	Reel of 2500	SN74LV4052ADRG3	LV4052A
4000 1 - 0500	SOP - NS	Reel of 2000	SN74LV4052ANSR	74LV4052A
-40°C to 85°C	SSOP – DB	Reel of 2000	SN74LV4052ADBR	LW052A
		Tube of 90	SN74LV4052APW	
	TSSOP - PW	Reel of 2000	SN74LV4052APWR	LW052A
		Reel of 250	SN74LV4052APWT	
	TVSOP – DGV	Reel of 2000	SN74LV4052ADGVR	LW052A
-55°C to 125°C	CDIP – J	Tube of 25	SNJ54LV4052AJ	SNJ54LV4052AJ
-55°C to 125°C	CFP – W	Tube of 150	SNJ54LV4052AW	SNJ54LV4052AW

<sup>&</sup>lt;sup>†</sup> Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.




SCLS429I - MAY 1999 - REVISED JANUARY 2011

## **FUNCTION TABLE**

	INPUTS	ON	
INH	В	Α	CHANNEL
L	L	L	1Y0, 2Y0
L	L	Н	1Y1, 2Y1
L	Н	L	1Y2, 2Y2
L	Н	Н	1Y3, 2Y3
Н	Χ	Χ	None

# logic diagram (positive logic)



SCLS429I - MAY 1999 - REVISED JANUARY 2011

# absolute maximum ratings over operating free-air temperature range (unless otherwise noted)<sup>†</sup>

Supply voltage range, V <sub>CC</sub>	$\dots$ -0.5 V to 7.0 V
Input voltage range, V <sub>I</sub> (see Note 1)	$\dots$ -0.5 V to 7.0 V
Switch I/O voltage range, V <sub>IO</sub> (see Notes 1 and 2)	$-0.5$ V to $V_{CC}$ + $0.5$ V
Input clamp current, I <sub>IK</sub> (V <sub>I</sub> < 0)	–20 mA
I/O diode current, I <sub>IOK</sub> (V <sub>IO</sub> < 0)	–50 mA
Switch through current, $I_T$ ( $V_{IO} = 0$ to $V_{CC}$ )	±25 mA
Continuous current through V <sub>CC</sub> or GND	±50 mA
Package thermal impedance, $\theta_{JA}$ (see Note 3): D package	73°C/W
(see Note 3): DB package	82°C/W
(see Note 3): DGV package	120°C/W
(see Note 3): N package	67°C/W
(see Note 3): NS package	64°C/W
(see Note 3): PW package	108°C/W
(see Note 4): RGY package	39°C/W
Storage temperature range, T <sub>stg</sub>	65°C to 150°C

<sup>&</sup>lt;sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output current ratings are observed.

- 2. This value is limited to 5.5 V maximum.
- 3. The package thermal impedance is calculated in accordance with JESD 51-7.
- 4. The package thermal impedance is calculated in accordance with JESD 51-5.

## recommended operating conditions (see Note 5)

			SN54LV	/4052A	SN74LV4052A			
			MIN	MAX	MIN	MAX	UNIT	
$V_{CC}$	Supply voltage		2 <sup>‡</sup>	5.5	2 <sup>‡</sup>	5.5	V	
		V <sub>CC</sub> = 2 V	1.5		1.5			
	High-level input voltage,	$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$	$V_{CC} \times 0.7$		$V_{CC} \times 0.7$		.,	
	control inputs	V <sub>CC</sub> = 3 V to 3.6 V	$V_{CC} \times 0.7$		$V_{CC} \times 0.7$		V	
		V <sub>CC</sub> = 4.5 V to 5.5 V	$V_{CC} \times 0.7$	The state of the s	$V_{CC} \times 0.7$			
	Low-level input voltage, control inputs	V <sub>CC</sub> = 2 V		0.5		0.5		
.,		$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$	4	$V_{CC} \times 0.3$		$V_{CC} \times 0.3$	- V I	
$V_{IL}$		$V_{CC} = 3 \text{ V to } 3.6 \text{ V}$	Ó	$V_{CC} \times 0.3$		$V_{CC} \times 0.3$		
		$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V}$	20	$V_{\text{CC}} \times 0.3$		$V_{CC} \times 0.3$		
VI	Control input voltage		•	5.5	0	5.5	V	
$V_{IO}$	Input/output voltage		0	$V_{CC}$	0	$V_{CC}$	V	
		$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$		200		200		
Δt/Δν	Input transition rise or fall rate	V <sub>CC</sub> = 3 V to 3.6 V		100		100	ns/V	
		V <sub>CC</sub> = 4.5 V to 5.5 V		20		20		
T <sub>A</sub>	Operating free-air temperature		-55	125	-40	85	°C	

<sup>&</sup>lt;sup>‡</sup> With supply voltages at or near 2 V, the analog switch on-state resistance becomes very nonlinear. It is recommended that only digital signals be transmitted at these low supply voltages.

NOTE 5: All unused inputs of the device must be held at V<sub>CC</sub> or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.



SCLS429I - MAY 1999 - REVISED JANUARY 2011

# electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

		TEGT COMPLETIONS		T,	<sub>Δ</sub> = 25°C	;	SN54LV	/4052A	SN74LV4052A		UNIT
	PARAMETER	TEST CONDITIONS	V <sub>CC</sub>	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNII
		I <sub>T</sub> = 2 mA,	2.3 V		43	180		225		225	
r <sub>on</sub>	On-state ron switch resistance	$V_I = V_{CC}$ or GND,	3 V		34	150		190		190	Ω
	Switch resistance	V <sub>INH</sub> = V <sub>IL</sub> (see Figure 1)	4.5 V		25	75		100		100	
		I <sub>T</sub> = 2 mA,	2.3 V		133	500		600		600	
r <sub>on(p)</sub>	Peak on-state resistance	$V_I = V_{CC}$ to GND,	3 V		63	180		225		225	Ω
, ,	on-state resistance	$V_{INH} = V_{IL}$	4.5 V		35	100		125		125	
	Difference in	I <sub>T</sub> = 2 mA,	2.3 V		1.5	30		40		40	
$\Delta r_{on}$	on-state resistance	$V_{I} = V_{CC}$ to GND, $V_{INH} = V_{IL}$	3 V		1.1	20		30		30	Ω
	between switches		4.5 V		0.7	15		20		20	
II	Control input current	V <sub>I</sub> = 5.5 V or GND	0 to 5.5 V			±0.1		±1		±1	μΑ
I <sub>S(off)</sub>	Off-state switch leakage current	$V_I = V_{CC}$ and $V_O = GND$ , or $V_I = GND$ and $V_O = V_{CC}$ , $V_{INH} = V_{IH}$ (see Figure 2)	5.5 V			±0.1	PODUCY	±1		±1	μА
I <sub>S(on)</sub>	On-state switch leakage current	$V_I = V_{CC}$ or GND, $V_{INH} = V_{IL}$ (see Figure 3)	5.5 V			±0.1	Q	±1		±1	μА
I <sub>CC</sub>	Supply current	V <sub>I</sub> = V <sub>CC</sub> or GND	5.5 V					20		20	μΑ
C <sub>IC</sub>	Control input capacitance	f = 10 MHz	3.3 V		2.1						pF
C <sub>IS</sub>	Common terminal capacitance		3.3 V		13.1						pF
Cos	Switch terminal capacitance		3.3 V		5.6						pF
C <sub>F</sub>	Feedthrough capacitance		3.3 V		0.5						pF



SCLS429I - MAY 1999 - REVISED JANUARY 2011

# switching characteristics over recommended operating free-air temperature range, $V_{CC}$ = 2.5 V $\pm$ 0.2 V (unless otherwise noted)

-		FROM	то	TEST	T <sub>A</sub> = 25°C		SN54LV	4052A	SN74LV	4052A		
PAI	RAMETER	(INPUT)	(OUTPUT)	CONDITIONS	MIN	MIN TYP MAX		MIN	MAX	MIN	MAX	UNIT
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation delay time	COM or Y	Y or COM	C <sub>L</sub> = 15 pF, (see Figure 4)		1.9	10		16		16	ns
t <sub>PZH</sub>	Enable delay time	INH	COM or Y	C <sub>L</sub> = 15 pF, (see Figure 5)		8	18		23		23	ns
t <sub>PHZ</sub> t <sub>PLZ</sub>	Disable delay time	INH	COM or Y	C <sub>L</sub> = 15 pF, (see Figure 5)		8.3	18	, C	23		23	ns
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation delay time	COM or Y	Y or COM	C <sub>L</sub> = 50 pF, (see Figure 4)		3.8	12	Snac	18		18	ns
t <sub>PZH</sub>	Enable delay time	INH	COM or Y	C <sub>L</sub> = 50 pF, (see Figure 5)		9.4	28	Hd.	35		35	ns
t <sub>PHZ</sub>	Disable delay time	INH	COM or Y	C <sub>L</sub> = 50 pF, (see Figure 5)		12.4	28		35		35	ns

# switching characteristics over recommended operating free-air temperature range, $V_{CC}$ = 3.3 V $\pm$ 0.3 V (unless otherwise noted)

		FROM	то	TEST			SN54LV40	52A	SN74LV	4052A		
PAI	RAMETER	(INPUT)	(OUTPUT)	CONDITIONS			MIN N	ΙΑΧ	MIN	MAX	UNIT	
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation delay time	COM or Y	Y or COM	C <sub>L</sub> = 15 pF, (see Figure 4)		1.2	6		10		10	ns
t <sub>PZH</sub> t <sub>PZL</sub>	Enable delay time	INH	COM or Y	C <sub>L</sub> = 15 pF, (see Figure 5)		5.7	12		15		15	ns
t <sub>PHZ</sub> t <sub>PLZ</sub>	Disable delay time	INH	COM or Y	C <sub>L</sub> = 15 pF, (see Figure 5)		6.6	12	Hay.	15		15	ns
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation delay time	COM or Y	Y or COM	C <sub>L</sub> = 50 pF, (see Figure 4)		2.5	9	Onac	12		12	ns
t <sub>PZH</sub> t <sub>PZL</sub>	Enable delay time	INH	COM or Y	C <sub>L</sub> = 50 pF, (see Figure 5)		6.7	20	y <sub>d</sub>	25		25	ns
t <sub>PHZ</sub> t <sub>PLZ</sub>	Disable delay time	INH	COM or Y	C <sub>L</sub> = 50 pF, (see Figure 5)		9.5	20		25		25	ns

SCLS429I - MAY 1999 - REVISED JANUARY 2011

# switching characteristics over recommended operating free-air temperature range, $V_{CC}$ = 5 V $\pm$ 0.5 V (unless otherwise noted)

PARAMETER		FROM	то	TEST	T,	չ = 25°C	;	SN54LV4052A	SN74LV4052A	
PAI	RAMETER	(INPUT)	(OUTPUT)	CONDITIONS	MIN	TYP	MAX	MIN MAX	MIN MAX	UNIT
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation delay time	COM or Y	Y or COM	C <sub>L</sub> = 15 pF, (see Figure 4)		0.7	4	7	7	ns
t <sub>PZH</sub>	Enable delay time	INH	COM or Y	C <sub>L</sub> = 15 pF, (see Figure 5)		4	8	10	10	ns
t <sub>PHZ</sub>	Disable delay time	INH	COM or Y	C <sub>L</sub> = 15 pF, (see Figure 5)		5	8	10	10	ns
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation delay time	COM or Y	Y or COM	C <sub>L</sub> = 50 pF, (see Figure 4)		1.5	6	8	8	ns
t <sub>PZH</sub>	Enable delay time	INH	COM or Y	C <sub>L</sub> = 50 pF, (see Figure 5)		4.7	14	18	18	ns
t <sub>PHZ</sub>	Disable delay time	INH	COM or Y	C <sub>L</sub> = 50 pF, (see Figure 5)		6.9	14	18	18	ns


# analog switch characteristics over recommended operating free-air temperature range (unless otherwise noted)

DADAMETED	FROM	то	TE	ST	.,	T,	ղ = 25°C	;	
PARAMETER	(INPUT)	(OUTPUT)	CONDI	TIONS	V <sub>CC</sub>	MIN	TYP	MAX	UNIT
			C <sub>L</sub> = 50 pF,	2.3 V		30			
Frequency response (switch on)	COM or Y	Y or COM	$R_L = 600 \Omega$ , $f_{in} = 1 MHz$ (sine	wave)	3 V		35		MHz
(cimen cin)			(see Note 6 and	,	4.5 V		50		
			C <sub>L</sub> = 50 pF,		2.3 V		-45		
Crosstalk (between any switches)	COM or Y	Y or COM	$R_L = 600 \Omega$ , $f_{in} = 1 MHz$ (sine	wave)	3 V		-45		dB
(Section any similars)			(see Note 7 and	4.5 V		-45			
			C <sub>L</sub> = 50 pF,	2.3 V		20		mV	
Crosstalk (control input to signal output)	INH	COM or Y	$R_L$ = 600 Ω, $f_{in}$ = 1 MHz (squ	3 V		35			
(control input to digital cutput)			(see Figure 8)	4.5 V		65			
			C <sub>L</sub> = 50 pF,		2.3 V		-45		
Feedthrough attenuation (switch off)	COM or Y	Y or COM	$R_L = 600 \Omega$ , f. = 1 MHz (sine	wave)	3 V		-45		dB
(Cimen cin)			f <sub>in</sub> = 1 MHz (sine wave) (see Note 7 and Figure 9)		4.5 V		-45		
			$C_L = 50 \text{ pF},$ $R_L = 10 \text{ k}\Omega,$	V <sub>I</sub> = 2 V <sub>p-p</sub>	2.3 V		0.1		
Sine-wave distortion	COM or Y	Y or COM	f <sub>in</sub> = 1 kHz	V <sub>I</sub> = 2.5 V <sub>p-p</sub>	3 V		0.1		%
			(sine wave) (see Figure 10)	$V_I = 4 V_{p-p}$	4.5 V		0.1		

NOTES: 6. Adjust  $f_{in}$  voltage to obtain 0 dBm at output. Increase  $f_{in}$  frequency until dB meter reads -3 dB.

# operating characteristics, T<sub>A</sub> = 25°C

	PARAMETER	TEST CO	NDITIONS	TYP	UNIT
$C_{pd}$	Power dissipation capacitance	$C_L = 50 pF$ ,	f = 10 MHz	11.8	pF



<sup>7.</sup> Adjust f<sub>in</sub> voltage to obtain 0 dBm at input.





Figure 1. On-State Resistance Test Circuit



Condition 2:  $V_I = V_{CC}$ ,  $V_O = 0$ 

Figure 2. Off-State Switch Leakage-Current Test Circuit




Figure 3. On-State Switch Leakage-Current Test Circuit




Figure 4. Propagation Delay Time, Signal Input to Signal Output





Figure 5. Switching Time (t<sub>PZL</sub>, t<sub>PLZ</sub>, t<sub>PZH</sub>, t<sub>PHZ</sub>), Control to Signal Output





NOTE A: fin is a sine wave.

Figure 6. Frequency Response (Switch On)




Figure 7. Crosstalk Between Any Two Switches




Figure 8. Crosstalk Between Control Input and Switch Output

SCLS429I - MAY 1999 - REVISED JANUARY 2011




Figure 9. Feedthrough Attenuation (Switch Off)




Figure 10. Sine-Wave Distortion





17-May-2014

## **PACKAGING INFORMATION**

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
SN74LV4052AD	ACTIVE	SOIC	D	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	LV4052A	Samples
SN74LV4052ADBR	ACTIVE	SSOP	DB	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	LW052A	Samples
SN74LV4052ADBRE4	ACTIVE	SSOP	DB	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	LW052A	Samples
SN74LV4052ADBRG4	ACTIVE	SSOP	DB	16		TBD	Call TI	Call TI	-40 to 85		Samples
SN74LV4052ADE4	ACTIVE	SOIC	D	16		TBD	Call TI	Call TI	-40 to 85		Samples
SN74LV4052ADG4	ACTIVE	SOIC	D	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	LV4052A	Samples
SN74LV4052ADGVR	ACTIVE	TVSOP	DGV	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	LW052A	Samples
SN74LV4052ADGVRE4	ACTIVE	TVSOP	DGV	16		TBD	Call TI	Call TI	-40 to 85		Samples
SN74LV4052ADGVRG4	ACTIVE	TVSOP	DGV	16		TBD	Call TI	Call TI	-40 to 85		Samples
SN74LV4052ADR	ACTIVE	SOIC	D	16	2500	Green (RoHS & no Sb/Br)	CU NIPDAU   CU SN	Level-1-260C-UNLIM	-40 to 85	LV4052A	Samples
SN74LV4052ADRE4	OBSOLETE	SOIC	D	16		TBD	Call TI	Call TI	-40 to 85		
SN74LV4052ADRG4	OBSOLETE	SOIC	D	16		TBD	Call TI	Call TI	-40 to 85	LV4052A	
SN74LV4052AN	ACTIVE	PDIP	N	16	25	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type	-40 to 85	SN74LV4052AN	Samples
SN74LV4052ANE4	ACTIVE	PDIP	N	16		TBD	Call TI	Call TI	-40 to 85		Samples
SN74LV4052ANSR	ACTIVE	SO	NS	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	74LV4052A	Samples
SN74LV4052ANSRE4	ACTIVE	SO	NS	16		TBD	Call TI	Call TI	-40 to 85		Samples
SN74LV4052ANSRG4	ACTIVE	so	NS	16		TBD	Call TI	Call TI	-40 to 85		Samples
SN74LV4052APW	ACTIVE	TSSOP	PW	16	90	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	LW052A	Samples
SN74LV4052APWE4	ACTIVE	TSSOP	PW	16	90	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	LW052A	Samples





17-May-2014

Orderable Device	Status	Package Type	Package	Pins	Package	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	(6)	(3)		(4/5)	
SN74LV4052APWG4	ACTIVE	TSSOP	PW	16	90	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	LW052A	Samples
SN74LV4052APWR	ACTIVE	TSSOP	PW	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU   CU SN	Level-1-260C-UNLIM	-40 to 85	LW052A	Samples
SN74LV4052APWRE4	ACTIVE	TSSOP	PW	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	LW052A	Samples
SN74LV4052APWRG4	ACTIVE	TSSOP	PW	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	LW052A	Samples
SN74LV4052APWT	ACTIVE	TSSOP	PW	16	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	LW052A	Samples
SN74LV4052APWTE4	ACTIVE	TSSOP	PW	16		TBD	Call TI	Call TI	-40 to 85		Samples
SN74LV4052APWTG4	ACTIVE	TSSOP	PW	16		TBD	Call TI	Call TI	-40 to 85		Samples
SN74LV4052ARGYR	ACTIVE	VQFN	RGY	16	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	LW052A	Samples
SN74LV4052ARGYRG4	ACTIVE	VQFN	RGY	16		TBD	Call TI	Call TI	-40 to 85		Samples

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

**Pb-Free** (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes. **Pb-Free** (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between

the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

<sup>(3)</sup> MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

<sup>(4)</sup> There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.





17-May-2014

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

#### OTHER QUALIFIED VERSIONS OF SN74LV4052A:

Automotive: SN74LV4052A-Q1

Enhanced Product: SN74LV4052A-EP


#### NOTE: Qualified Version Definitions:

- Automotive Q100 devices qualified for high-reliability automotive applications targeting zero defects
- Enhanced Product Supports Defense, Aerospace and Medical Applications

# **PACKAGE MATERIALS INFORMATION**

www.ti.com 29-Apr-2014

# TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers


## QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74LV4052ADBR	SSOP	DB	16	2000	330.0	16.4	8.2	6.6	2.5	12.0	16.0	Q1
SN74LV4052ADGVR	TVSOP	DGV	16	2000	330.0	12.4	6.8	4.0	1.6	8.0	12.0	Q1
SN74LV4052ADR	SOIC	D	16	2500	330.0	16.8	6.5	10.3	2.1	8.0	16.0	Q1
SN74LV4052ADR	SOIC	D	16	2500	330.0	16.4	6.5	10.3	2.1	8.0	16.0	Q1
SN74LV4052ANSR	SO	NS	16	2000	330.0	16.4	8.2	10.5	2.5	12.0	16.0	Q1
SN74LV4052APWR	TSSOP	PW	16	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
SN74LV4052APWR	TSSOP	PW	16	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
SN74LV4052APWRG4	TSSOP	PW	16	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
SN74LV4052APWT	TSSOP	PW	16	250	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
SN74LV4052ARGYR	VQFN	RGY	16	3000	330.0	12.4	3.8	4.3	1.5	8.0	12.0	Q1

www.ti.com 29-Apr-2014



\*All dimensions are nominal

an antonorio are norma							
Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN74LV4052ADBR	SSOP	DB	16	2000	367.0	367.0	38.0
SN74LV4052ADGVR	TVSOP	DGV	16	2000	367.0	367.0	35.0
SN74LV4052ADR	SOIC	D	16	2500	364.0	364.0	27.0
SN74LV4052ADR	SOIC	D	16	2500	333.2	345.9	28.6
SN74LV4052ANSR	SO	NS	16	2000	367.0	367.0	38.0
SN74LV4052APWR	TSSOP	PW	16	2000	367.0	367.0	35.0
SN74LV4052APWR	TSSOP	PW	16	2000	364.0	364.0	27.0
SN74LV4052APWRG4	TSSOP	PW	16	2000	367.0	367.0	35.0
SN74LV4052APWT	TSSOP	PW	16	250	367.0	367.0	35.0
SN74LV4052ARGYR	VQFN	RGY	16	3000	367.0	367.0	35.0

# N (R-PDIP-T\*\*)

# PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- The 20 pin end lead shoulder width is a vendor option, either half or full width.



# DGV (R-PDSO-G\*\*)

### **24 PINS SHOWN**

### **PLASTIC SMALL-OUTLINE**



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15 per side.

D. Falls within JEDEC: 24/48 Pins – MO-153 14/16/20/56 Pins – MO-194

# D (R-PDS0-G16)

# PLASTIC SMALL OUTLINE



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AC.



PW (R-PDSO-G16)

# PLASTIC SMALL OUTLINE



- A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M—1994.
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0,15 each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0,25 each side.
- E. Falls within JEDEC MO-153



# PW (R-PDSO-G16)

# PLASTIC SMALL OUTLINE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



# DB (R-PDSO-G\*\*)

# PLASTIC SMALL-OUTLINE

### **28 PINS SHOWN**



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.

D. Falls within JEDEC MO-150



NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.

- B. This drawing is subject to change without notice.
- C. QFN (Quad Flatpack No-Lead) package configuration.
- D. The package thermal pad must be soldered to the board for thermal and mechanical performance.
- E. See the additional figure in the Product Data Sheet for details regarding the exposed thermal pad features and dimensions.
- Pin 1 identifiers are located on both top and bottom of the package and within the zone indicated. The Pin 1 identifiers are either a molded, marked, or metal feature.
- G. Package complies to JEDEC MO-241 variation BA.



# RGY (R-PVQFN-N16)

## PLASTIC QUAD FLATPACK NO-LEAD

#### THERMAL INFORMATION

This package incorporates an exposed thermal pad that is designed to be attached directly to an external heatsink. The thermal pad must be soldered directly to the printed circuit board (PCB). After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For information on the Quad Flatpack No—Lead (QFN) package and its advantages, refer to Application Report, QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271. This document is available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.



Bottom View

Exposed Thermal Pad Dimensions

4206353-3/P 03/14

NOTE: All linear dimensions are in millimeters



# RGY (R-PVQFN-N16)

# PLASTIC QUAD FLATPACK NO-LEAD



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. This package is designed to be soldered to a thermal pad on the board. Refer to Application Note, Quad Flat—Pack QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com <a href="https://www.ti.com">http://www.ti.com</a>.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
- F. Customers should contact their board fabrication site for minimum solder mask web tolerances between signal pads.



# **MECHANICAL DATA**

# NS (R-PDSO-G\*\*)

# 14-PINS SHOWN

## PLASTIC SMALL-OUTLINE PACKAGE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.



#### IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

### Products Applications

Audio www.ti.com/audio Automotive and Transportation www.ti.com/automotive Communications and Telecom Amplifiers amplifier.ti.com www.ti.com/communications **Data Converters** dataconverter.ti.com Computers and Peripherals www.ti.com/computers **DLP® Products** www.dlp.com Consumer Electronics www.ti.com/consumer-apps

DSP **Energy and Lighting** dsp.ti.com www.ti.com/energy Clocks and Timers www.ti.com/clocks Industrial www.ti.com/industrial Interface interface.ti.com Medical www.ti.com/medical logic.ti.com Logic Security www.ti.com/security

Power Mgmt power.ti.com Space, Avionics and Defense www.ti.com/space-avionics-defense

Microcontrollers microcontroller.ti.com Video and Imaging www.ti.com/video

RFID www.ti-rfid.com

OMAP Applications Processors <a href="https://www.ti.com/omap">www.ti.com/omap</a> TI E2E Community <a href="https://example.com/omap">e2e.ti.com/omap</a>

Wireless Connectivity <u>www.ti.com/wirelessconnectivity</u>