

## High-Speed CMOS Logic Quad Bilateral Switch

February 1998

### Features

- Wide Analog-Input-Voltage Range ..... 0V to 10V
- Low "ON" Resistance
  - 45 $\Omega$  (Typ) .....  $V_{CC} = 4.5V$
  - 35 $\Omega$  (Typ) .....  $V_{CC} = 6V$
  - 30 $\Omega$  (Typ) .....  $1f\mu V_{CC} = 9V$
- Fast Switching and Propagation Delay Times
- Low "OFF" Leakage Current
- Built-In "Break-Before-Make" Switching
- Suitable for Sample and Hold Applications
- Wide Operating Temperature Range ... -55°C to 125°C
- HC Types
  - 2V to 10V Operation
  - High Noise Immunity:  $N_{IL} = 30\%$ ,  $N_{IH} = 30\%$  of  $V_{CC}$  at  $V_{CC} = 5V$

### Description

The Harris CD74HC4016 contains four independent digitally controlled analog switches that use silicon-gate CMOS technology to achieve operating speeds similar to LSTTL with the low power consumption of standard CMOS integrated circuits.

Each switch has two input/output terminals ( $nY$ ,  $nZ$ ) and an active high enable input ( $nE$ ). Current through the switch will not cause additional  $V_{CC}$  current provided the analog voltage is maintained between  $V_{CC}$  and GND.


### Ordering Information


PART NUMBER	TEMP. RANGE (°C)	PACKAGE	PKG. NO.
CD74HC4016E	-55 to 125	14 Ld PDIP	E14.3
CD74HC4016E	-55 to 125	14 Ld SOIC	M14.15

#### NOTES:

1. When ordering, use the entire part number. Add the suffix 96 to obtain the variant in the tape and reel.
2. Wafer and die for this part number is available which meets all electrical specifications. Please contact your local sales office or Harris customer service for ordering information.

### Pinout




***Functional Diagram*****TRUTH TABLE**

INPUT nE	SWITCH
L	OFF
H	ON

NOTE:

H = High Level Voltage

L = Low Level Voltage

***Logic Diagram***





Analog Channel Specifications  $T_A = 25^\circ\text{C}$  (Continued)

PARAMETER	TEST CONDITIONS	$V_{CC}$ (V)	CD74HC4016	UNITS
Control to Switch Feedthrough Noise	Figure 8	4.5	TBE	mV
		9	TBE	mV
Switch "OFF" Signal Feedthrough, Figure 4	Figure 9, Notes 7, 8	4.5	-62	dB
Switch Input Capacitance, $C_S$		-	5	pF

## NOTES:

6. Adjust input level for 0dBm at output,  $f = 1\text{MHz}$ .
7.  $V_{IS}$  is centered at  $V_{CC}/2$ .
8. Adjust input for 0dBm at  $V_{IS}$ .


**Typical Performance Curves**

FIGURE 1. TYPICAL "ON" RESISTANCE vs INPUT SIGNAL VOLTAGE




FIGURE 2. TYPICAL "ON" RESISTANCE vs INPUT SIGNAL VOLTAGE




FIGURE 3. SWITCH FREQUENCY RESPONSE




FIGURE 4. SWITCH-OFF SIGNAL FEEDTHROUGH AND CROSSTALK vs FREQUENCY


**Analog Test Circuits**

FIGURE 5. CROSSTALK BETWEEN TWO SWITCHES TEST CIRCUIT





FIGURE 6. FREQUENCY RESPONSE TEST CIRCUIT




FIGURE 7. TOTAL HARMONIC DISTORTION TEST CIRCUIT




FIGURE 8. CONTROL-TO-SWITCH FEEDTHROUGH NOISE TEST CIRCUIT




FIGURE 9. SWITCH OFF SIGNAL FEEDTHROUGH


**Test Circuits and Waveforms**

FIGURE 10. HC/HCT TRANSITION TIMES AND PROPAGATION DELAY TIMES, COMBINATION LOGIC




FIGURE 11. SWITCH TURN-ON AND TURN OFF PROPAGATION DELAY TIMES