


For Immediate Assistance, Contact Your Local Salesperson



DAC7545

[www.burr-brown.com/databook/DAC7545.html](http://www.burr-brown.com/databook/DAC7545.html)

## CMOS 12-Bit Multiplying DIGITAL-TO-ANALOG CONVERTER Microprocessor Compatible

### FEATURES


- FOUR-QUADRANT MULTIPLICATION
- LOW GAIN TC: 2ppm/°C typ
- MONOTONICITY GUARANTEED OVER TEMPERATURE
- SINGLE 5V TO 15V SUPPLY
- TTL/CMOS LOGIC COMPATIBLE
- LOW OUTPUT LEAKAGE: 10nA max
- LOW OUTPUT CAPACITANCE: 70pF max
- DIRECT REPLACEMENT FOR AD7545, PM-7545

### DESCRIPTION

The DAC7545 is a low-cost CMOS, 12-bit four-quadrant multiplying, digital-to-analog converter with input data latches. The input data is loaded into the DAC as a 12-bit data word. The data flows through to the DAC when both the chip select ( $\overline{CS}$ ) and the write ( $\overline{WR}$ ) pins are at a logic low.

Laser-trimmed thin-film resistors and excellent CMOS voltage switches provide true 12-bit integral and differential linearity. The device operates on a single +5V to +15V supply and is available in 20-pin plastic DIP or 20-lead plastic SOIC packages. Devices are specified over the commercial.

The DAC7545 is well suited for battery or other low power applications because the power dissipation is less than 0.5mW when used with CMOS logic inputs and  $V_{DD} = +5V$ .



Or, Call Customer Service at 1-800-548-6132 (USA Only)

# SPECIFICATIONS

## ELECTRICAL

V<sub>REF</sub> = +10V, V<sub>OUT1</sub> = 0V, ACOM = DCOM, unless otherwise specified.

PARAMETER	GRADE	DAC7545				UNITS	TEST CONDITIONS/COMMENTS
		V <sub>DD</sub> = +5V		V <sub>DD</sub> = +15V			
		T <sub>A</sub> = +25°C	T <sub>MAX</sub> -T <sub>MIN</sub> <sup>(1)</sup>	T <sub>A</sub> = +25°C	T <sub>MAX</sub> -T <sub>MIN</sub> <sup>(1)</sup>		
<b>STATIC PERFORMANCE</b>							
Resolution	All	12	12	12	12	Bits	
Accuracy	J	±2	±2	±2	±2	LSB	
	K	±1	±1	±1	±1	LSB	
	L	±1/2	±1/2	±1/2	±1/2	LSB	
	GL	±1/2	±1/2	±1/2	±1/2	LSB	
Differential Nonlinearity	J	±4	±4	±4	±4	LSB	10-Bit Monotonic, T <sub>MIN</sub> to T <sub>MAX</sub>
	K	±1	±1	±1	±1	LSB	10-Bit Monotonic, T <sub>MIN</sub> to T <sub>MAX</sub>
	L	±1	±1	±1	±1	LSB	12-Bit Monotonic, T <sub>MIN</sub> to T <sub>MAX</sub>
	GL	±1	±1	±1	±1	LSB	12-Bit Monotonic, T <sub>MIN</sub> to T <sub>MAX</sub>
Gain Error (with internal R <sub>FB</sub> ) <sup>(2)</sup>	J	±20	±20	±25	±25	LSB	D/A register loaded with FF <sub>16</sub> . Gain error is adjustable using the circuits in Figures 2 and 3.
	K	±10	±10	±15	±15	LSB	
	L	±5	±6	±10	±10	LSB	
	GL	±2	±3	±6	±7	LSB	
Gain Temperature Coefficient <sup>(3)</sup> (ΔGain/ΔTemperature)	All	±5	±5	±10	±10	ppm/°C	Typical value is 2ppm/°C for V <sub>DD</sub> = +5
DC Supply Rejection <sup>(3)</sup> (ΔGain/ΔV <sub>DD</sub> )	All	0.015	0.03	0.01	0.02	%/%	ΔV <sub>DD</sub> ±5%
Output Leakage Current at Out 1	J, K, L, GL	10	50	10	50	nA	DB <sub>0</sub> -DB <sub>11</sub> = 0V; WR, CS = 0V
<b>DYNAMIC PERFORMANCE</b>							
Current Settling Time <sup>(3)</sup>	All	2	2	2	2	μs	To 1/2LSB. Out <sub>1</sub> Load = 100Ω DAC output measured from falling edge of WR. CS = 0V
Propagation Delay <sup>(3)</sup> (from digital input change to 90% of final analog output)	All			250		ns	Out <sub>1</sub> Load = 100Ω. C <sub>EXT</sub> = 13pF <sup>(4)</sup>
Glitch Energy	All	300		250		nV-s <sup>(5)</sup>	V <sub>REF</sub> = ACOM
AC Feedback at I <sub>OUT1</sub>	All	400		5		mVp-p <sup>(5)</sup>	V <sub>REF</sub> = ±10V, 10kHz Sine Wave
<b>REFERENCE INPUT</b>							
Input Resistance (pin 19 to AGND)	All	7	7	7	7	kΩ <sup>(8)</sup>	Input resistance TC = 300ppm/°C <sup>(6)</sup>
		25	25	25	25	kΩ	
<b>AC OUTPUTS</b>							
Output Capacitance <sup>(3)</sup> : C <sub>OUT1</sub>	All	70	70	70	70	pF	DB <sub>0</sub> -DB <sub>11</sub> = 0V; WR, CS = 0V
C <sub>OUT2</sub>	All	200	200	200	200	pF	DB <sub>0</sub> -DB <sub>11</sub> = V <sub>DD</sub> ; WR, CS = 0V
<b>DIGITAL INPUTS</b>							
V <sub>H</sub> (Input HIGH Voltage)	All	2.4	2.4	13.5	13.5	V <sup>(6)</sup>	V <sub>IN</sub> = 0 or V <sub>DD</sub> V <sub>IN</sub> = 0V V <sub>IN</sub> = 0V
V <sub>L</sub> (Input LOW Voltage)	All	0.8	0.8	1.5	1.5	V	
I <sub>IN</sub> (Input Current) <sup>(7)</sup>	All	±1	±10	±1	±10	μA	
Input Capacitance <sup>(3)</sup> : DB <sub>0</sub> -DB <sub>11</sub>	All	5	5	5	5	pF	
WR, CS	All	20	20	20	20	pF	
<b>SWITCHING CHARACTERISTICS<sup>(8)</sup></b>							
Chip Select to Write Setup Time, t <sub>CS</sub>	All	280	380	180	200	ns <sup>(6)</sup>	See Timing Diagram  t <sub>CS</sub> ≥ t <sub>WR</sub> , t <sub>CH</sub> ≥ 0
		200	270	120	150	ns <sup>(5)</sup>	
Chip Select to Write Hold Time, t <sub>CH</sub>	All	0	0	0	0	ns <sup>(6)</sup>	
Write Pulse Width, t <sub>WR</sub>	All	250	400	160	240	ns <sup>(6)</sup>	
		175	280	100	170	ns <sup>(5)</sup>	
Data Setup Time, t <sub>DS</sub>	All	140	210	90	120	ns <sup>(6)</sup>	
		100	150	60	80	ns <sup>(5)</sup>	
Data Hold Time, t <sub>DH</sub>	All	10	10	10	10	ns <sup>(6)</sup>	
<b>POWER SUPPLY, I<sub>DD</sub></b>							
	All	2	2	2	2	mA	All Digital Inputs V <sub>IL</sub> or V <sub>IH</sub> All Digital Inputs 0V or V <sub>DD</sub> All Digital Inputs 0V or V <sub>DD</sub>
	All	100	500	100	500	μA	
	All	10	10	10	10	μA <sup>(5)</sup>	

NOTES: (1) Temperature ranges—J, K, L, GL: -40°C to +85°C. (2) This includes the effect of 5ppm max. gain TC. (3) Guaranteed but not tested. (4) DB<sub>0</sub>-DB<sub>11</sub> = 0V to V<sub>DD</sub> or V<sub>DD</sub> to 0V. (5) Typical. (6) Minimum. (7) Logic inputs are MOS gates. Typical input current (+25°C) is less than 1nA. (8) Sample tested at +25°C to ensure compliance.

The information provided herein is believed to be reliable; however, BURR-BROWN assumes no responsibility for inaccuracies or omissions. BURR-BROWN assumes no responsibility for the use of this information, and all use of such information shall be entirely at the user's own risk. Prices and specifications are subject to change without notice. No patent rights or licenses to any of the circuits described herein are implied or granted to any third party. BURR-BROWN does not authorize or warrant any BURR-BROWN product for use in life support devices and/or systems.

## For Immediate Assistance, Contact Your Local Salesperson


### ABSOLUTE MAXIMUM RATINGS<sup>(1)</sup>

$T_A = +25^\circ\text{C}$ , unless otherwise noted.

$V_{DD}$ to DGND .....	-0.3V, +17
Digital input to DGND .....	-0.3V, $V_{DD}$
$V_{REF}$ , $V_{REF}$ to DGND .....	$\pm 25\text{V}$
$V_{PIN 1}$ to DGND .....	-0.3V, $V_{DD}$
AGND to DGND .....	-0.3V, $V_{DD}$
Power Dissipation: Any Package to $+75^\circ\text{C}$ .....	450mW
Derates above $+75^\circ\text{C}$ by .....	6mW/ $^\circ\text{C}$
Operating Temperature:	
Commercial J, K, L, GL .....	$-40^\circ\text{C}$ to $+85^\circ\text{C}$
Storage Temperature .....	$-65^\circ\text{C}$ to $+150^\circ\text{C}$
Lead Temperature (soldering, 10s) .....	$+300^\circ\text{C}$

NOTE: (1) Stresses above those listed above may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other condition above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

### PIN CONNECTIONS



### PACKAGE/ORDERING INFORMATION

PRODUCT	PACKAGE	TEMPERATURE RANGE	RELATIVE ACCURACY (LSB)	GAIN ERROR (LSB) $V_{DD} = +5\text{V}$	PACKAGE DRAWING NUMBER <sup>(1)</sup>
DAC7545JP	20-Pin Plastic PDIP	$-40^\circ\text{C}$ to $+85^\circ\text{C}$	$\pm 2$	$\pm 20$	222
DAC7545KP	20-Pin Plastic PDIP	$-40^\circ\text{C}$ to $+85^\circ\text{C}$	$\pm 1$	$\pm 10$	222
DAC7545LP	20-Pin Plastic PDIP	$-40^\circ\text{C}$ to $+85^\circ\text{C}$	$\pm 1/2$	$\pm 5$	222
DAC7545GLP	20-Pin Plastic PDIP	$-40^\circ\text{C}$ to $+85^\circ\text{C}$	$\pm 1/2$	$\pm 2$	222
DAC7545JU	20-Pin Plastic SOIC	$-40^\circ\text{C}$ to $+85^\circ\text{C}$	$\pm 2$	$\pm 20$	221
DAC7545KU	20-Pin Plastic SOIC	$-40^\circ\text{C}$ to $+85^\circ\text{C}$	$\pm 1$	$\pm 10$	221
DAC7545LU	20-Pin Plastic SOIC	$-40^\circ\text{C}$ to $+85^\circ\text{C}$	$\pm 1/2$	$\pm 5$	221
DAC7545GLU	20-Pin Plastic SOIC	$-40^\circ\text{C}$ to $+85^\circ\text{C}$	$\pm 1/2$	$\pm 2$	221

NOTE: (1) For detailed drawing and dimension table, please see end of data sheet, or Appendix C of Burr-Brown IC Data Book.



## ELECTROSTATIC DISCHARGE SENSITIVITY

Any integral circuit can be damaged by ESD. Burr-Brown recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet published specifications.