### SN54HC367, SN74HC367 HEX BUFFERS AND LINE DRIVERS WITH 3-STATE OUTPUTS

SCLS309A - JANUARY 1996 - REVISED JULY 1996


- High-Current 3-State Outputs Drive Bus Lines, Buffer Memory Address Registers, or Drive up to 15 LSTTL Loads
- True Outputs
- Package Options Include Plastic Small-Outline (D) and Ceramic Flat (W) Packages, Ceramic Chip Carriers (FK), and Standard Plastic (N) and Ceramic (J) 300-mil DIPs

#### description


These hex buffers and line drivers are designed specifically to improve both the performance and density of 3-state memory address drivers, clock drivers, and bus-oriented receivers and transmitters. The 'HC367 are organized as dual 4-line and 2-line buffers/drivers with active-low output-enable (1OE and 2OE) inputs. When OE is low, the device passes noninverted data from the A inputs to the Y outputs. When OE is high, the outputs are in the high-impedance state.

The SN54HC367 is characterized for operation over the full military temperature range of -55°C to 125°C. The SN74HC367 is characterized for operation from -40°C to 85°C.

#### SN54HC367...J OR W PACKAGE SN74HC367...D OR N PACKAGE (TOP VIEW)



### SN54HC367 ... FK PACKAGE (TOP VIEW)



NC - No internal connection

### FUNCTION TABLE (each buffer/driver)

INP	JTS	OUTPUT
OE	Α	Y
Н	Х	Z
L	Н	н
L	L	L



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas instruments standard warranty. Production processing does not necessarily include testing of all parameters.




Copyright @ 1996, Texas Instruments Incorporated

#### SN54HC367, SN74HC367 HEX BUFFERS AND LINE DRIVERS WITH 3-STATE OUTPUTS


SCLS309A - JANUARY 1996 - REVISED JULY 1996

#### logic symbol†



<sup>†</sup> This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12. Pin numbers shown are for the D, J, N, and W packages.

#### logic diagram (positive logic)



Pin numbers shown are for the D, J, N, and W packages.

### absolute maximum ratings over operating free-air temperature range‡

Supply voltage range, V <sub>CC</sub>	0.5 V to 7 V
Input clamp current, I <sub>IK</sub> (V <sub>I</sub> < 0 or V <sub>I</sub> > V <sub>CC</sub> ) (see Note 1)	±20 mA
Output clamp current, I <sub>OK</sub> (V <sub>O</sub> < 0 or V <sub>O</sub> > V <sub>CC</sub> ) (see Note 1)	±20 mA
Continuous output current, I <sub>O</sub> (V <sub>O</sub> = 0 to V <sub>CC</sub> )	
Continuous current through V <sub>CC</sub> or GND	
Maximum power dissipation at T <sub>A</sub> = 55°C (in still air) (see Note 2): D package	
N package	1.1 W
Storage temperature range, T <sub>stq</sub>	

<sup>‡</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.



<sup>2.</sup> The maximum package power dissipation is calculated using a junction temperature of 150°C and a board trace length of 750 mils, except for the N package, which has a trace length of zero.

SCLS309A - JANUARY 1996 - REVISED JULY 1996

#### recommended operating conditions

			SI	SN54HC367		12	174HC36	57	UNIT
			MIN	NOM	MAX	MIN	NOM	MAX	UNII
Vcc	Supply voltage		2	5	6	2	5	6	٧
		V <sub>CC</sub> = 2 V	1.5			1.5			
V <sub>IH</sub>	High-level input voltage	$V_{CC} = 4.5 \text{ V}$	3.15			3.15			V
		V <sub>CC</sub> = 6 V	4.2			4.2			
	Low-level input voltage	V <sub>CC</sub> = 2 V	0		0.5	0		0.5	V
$V_{IL}$		$V_{CC} = 4.5 \text{ V}$	0		1.35	0		1.35	
		VCC = 6 V	0		1.8	0		1.8	
۷Į	Input voltage		0		VCC	0		VCC	>
۷o	Output voltage	<u> </u>	0		VCC	0		VCC	٧
		V <sub>CC</sub> = 2 V	0		1000	0		1000	
tţ	Input transition (rise and fall) time	V <sub>CC</sub> = 4.5 V	0		500	0		500	ns
		V <sub>CC</sub> = 6 V	0		400	0		400	
TA	Operating free-air temperature		-55		125	-40		85	°C

# electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS			T <sub>A</sub> = 25°C			SN54HC367		SN74HC367		LINUT	
PARAMEIER			VCC	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT	
			2 V	1.9	1.998		1.9		1.9			
		I <sub>OH</sub> = -20 μA	4.5 V	4.4	4.499		4.4		4.4			
Voh	VI = VIH or VIL		6 V	5.9	5.999		5.9		5.9		٧	
		$I_{OH} = -6 \text{ mA}$	4.5 V	3.98	4.3		3.7		3.84			
		$I_{OH} = -7.8 \text{ mA}$	6 V	5.48	5.8		5.2		5.34			
	V <sub>i</sub> = V <sub>iH</sub> or V <sub>IL</sub>	I <sub>OL</sub> = 20 μA	2 V		0.002	0.1		0.1		0.1		
			4.5 V		0.001	0.1		0.1		0.1		
$v_{OL}$			6 V		0.001	0.1		0.1		0.1	٧	
		I <sub>OL</sub> = 6 mA	4.5 V		0.17	0.26		0.4		0.33		
			lou	I <sub>OL</sub> = 7.8 mA	6 V		0.15	0.26		0.4		0.33
l <sub>l</sub>	V <sub>I</sub> = V <sub>CC</sub> or 0		6 V		±0.1	±100		±1000		±1000	nA	
loz	VO = VCC or 0		6 V		±0.01	±0.5		±10		±5	μА	
loc	$V_I = V_{CC}$ or 0,	I <sub>O</sub> = 0	6 V			8		160		80	μΑ	
Cį			2 V to 6 V		3	10		10		10	pF	

#### SN54HC367, SN74HC367 HEX BUFFERS AND LINE DRIVERS WITH 3-STATE OUTPUTS

SCLS309A - JANUARY 1996 - REVISED JULY 1996

## switching characteristics over recommended operating free-air temperature range, $C_L = 50 \text{ pF}$ (unless otherwise noted) (see Figure 1)

DADAMETED	FROM	то	1,7	T <sub>A</sub>	\ = 25°C	;	SN54H	IC367	SN74HC367		UNIT	
PARAMETER	(INPUT)	(OUTPUT)	Vcc	MIN	TYP	MAX	MIN	MAX	MIN	MAX	ONT	
			2 V		50	95		145		120		
tpd	Α	Y	4.5 V		12	19		29		24	ns	
-pu			6 V	•	10	16		25		20		
	ŌĒ		2 V		100	190		285		238		
<sup>t</sup> en		Y	4.5 V		26	38		57		48	ns	
			6 V		21	32		48		41		
	ŌĒ	Y	2 V		50	175		265		240		
<sup>t</sup> dis			Y	Y 4.5 V		21	35		53		48	ns
			6 V		19	30		45		41		
		Any	2 V		28	60		90		75	:	
tţ			4.5 V		8	12		18		15	ns	
			6 V		6	10		15		13		


# switching characteristics over recommended operating free-air temperature range, $C_L$ = 150 pF (unless otherwise noted) (see Figure 1)

DADAMETED	FROM	TO Voc		T <sub>A</sub> = 25°C		SN54HC367		SN74HC367		UNIT		
PARAMETER	(INPUT)	(OUTPUT)	Vcc	MIN	TYP	MAX	MIN	MAX	MIN	MAX	ONIT	
			2 V		70	120		180		150		
t <sub>pd</sub>	Α	Y	4.5 V		17	24		36		30	ns	
				6 V		14	20		31		25	
	ŌĒ	Y	2 V		140	230		345		285		
t <sub>en</sub>			4.5 V		30	46		69		57	ns	
			6 V		28	39		59		48		
			2 V		45	210		315		265		
tţ	Any		Any	4.5 V		17	42		63		53	ns
			6 V		13	36		53		45		


### operating characteristics, $T_A = 25^{\circ}C$

	PARAMETER	TEST CONDITIONS	TYP	UNIT
C <sub>pd</sub>	Power dissipation capacitance per buffer/driver	No load	35	pF


#### PARAMETER MEASUREMENT INFORMATION




PARA	METER	RL	CL	S1	S2	
tPZH		1 kΩ	50 pF	Open	Closed	
<sup>t</sup> en	tPZL			Closed	Open	
tara	tPHZ	1 kΩ	50 pF	Open	Closed	
<sup>t</sup> dis	tpLZ	1 1 1 1 1 1	30 pr	Closed	Open	
t <sub>pd</sub> or	t <sub>pd</sub> or t <sub>t</sub>		50 pF or 150 pF	Open	Open	



VOLTAGE WAVEFORMS
PROPAGATION DELAY AND OUTPUT TRANSITION TIMES



NOTES: A. C<sub>L</sub> includes probe and test-fixture capacitance.



VOLTAGE WAVEFORMS
ENABLE AND DISABLE TIMES FOR 3-STATE OUTPUTS

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. Phase relationships between waveforms were chosen arbitrarily. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  1 MHz,  $Z_O = 50 \Omega$ ,  $t_f = 6 \text{ ns.}$
- D. The outputs are measured one at a time with one input transition per measurement.
- E. tpLH and tpHL are the same as tpd.
- F. tpLZ and tpHZ are the same as tdis.
- G. tpzL and tpzH are the same as ten.

Figure 1. Load Circuit and Voltage Waveforms

