# Low Voltage 1:5 Differential LVDS Clock Fanout Buffer

### Product Discontinuance Notice – Last Time Buy Expires on (1/31/2014)


# **Product Preview**

The MC100ES8014 is a HSTL differential clock fanout buffer. Designed for the most demanding clock distribution systems, the MC100ES8014 supports various applications that require the distribution of precisely aligned differential clock signals. Using SiGe technology and a fully differential architecture, the device offers very low skew outputs and superior digital signal characteristics. Target applications for this clock driver are in high performance clock distribution in computing, networking and telecommunication systems.

The MC100ES8014 is designed for low skew clock distribution systems and supports clock frequencies up to 400MHz. The device accepts two clock sources. The CLK0 input accepts HSTL compatible signals and CLK1 accepts PECL compatible signals. The selected input signal is distributed to 5 identical, differential HSTL compatible outputs.


#### Features

- 1:5 differential clock fanout buffer
- 50 ps maximum device skew
- SiGe Technology
- Supports DC to 400 MHz operation
- 1.5V HSTL compatible differential clock outputs
- · PECL and HSTL compatible differential clock inputs
- 3.3V power supply for device core, 1.5V or 1.8V HSTL output supply
- Supports industrial temperature range
- Standard 20 lead TSSOP package



#### **ORDERING INFORMATION**

Device	Package
MC100ES8014DT	TSSOP-20
MC100ES8014DTR2	TSSOP-20



This document contains certain information on a new product.

Specifications and information herein are subject to change without notice.

DATASHEET

#### Table 1. Pin Description

Pin	Function
CLK0, CLK0	HSTL Data Inputs
CLK1, CLK1	PECL Data Inputs
Q[0:4], Q[0:4]	HSTL Data Outputs
CLK_SEL	LVCMOS Active Clock Select Input
EN	LVCMOS Sync Enable
V <sub>CC</sub>	Positive Supply of device core (3.3V)
V <sub>cco</sub>	Positive power supply of the HSTL outputs. All VCCO pins must be connected to the positive power supply (1.5V or 1.8V) for correct DC and AC operation.
V <sub>EE</sub>	Negative Supply
nc	no connect

#### Table 2. Function Table

Control	Default	0	1
CLK_SEL	0	CLK0, CLK0 (HSTL) is the active differential clock input	CLK1, CLK1 (PECL) is the active differential clock input
EN	0		$\underline{Q[0:4]} = L, \overline{Q[0:4]} = H$ (outputs disabled). Assertion of EN can be asynchronous to the reference clock without generation of output runt pulses.

#### Table 3. General Specifications

Characteristics	Value	
Internal Input Pulldown Resistor	TBD	
Internal Input Pullup Resistor	TBD	
ESD Protection	Human Body Model Machine Model	TBD
$\theta_{JA}$ Thermal Resistance (Junction to Ambient)	0 LFPM, 8 SOIC 500 LFPM, 8 SOIC	TBD

Meets or exceeds JEDEC Spec EIA/JESD78 IC Latchup Test

#### Table 4. Absolute Maximum Ratings<sup>1</sup>

Symbol	Parameter	Conditions	Rating	Unit
V <sub>SUPPLY</sub>	Power Supply Voltage	Difference between V <sub>CC</sub> & V <sub>EE</sub>	3.9	V
V <sub>IN</sub>	Input Voltage	$V_{CC} - V_{EE} \le 3.6V$	V <sub>CC</sub> + 0.3 V <sub>EE</sub> - 0.3	V V
I <sub>OUT</sub>	Output Current	Continuous Surge	50 100	mA mA
Τ <sub>Α</sub>	Operating Temperature Range		-40 to +85	°C
T <sub>STG</sub>	Storage Temperature Range		-65 to +150	°C

 Absolute maximum continuous ratings are those maximum values beyond which damage to the device may occur. Exposure to these conditions or conditions beyond those indicated may adversely affect device reliability. Functional operation at absolute-maximum-rated conditions is not implied.

Symbol	Characteristic	Min	Тур	Мах	Unit	Condition
HSTL differe	ntial input signals (CLK0, CLK0)					·
V <sub>DIF</sub>	Differential Input Voltage <sup>2</sup>	0.2			V	
V <sub>X, IN</sub>	Differential Cross Point Voltage <sup>3</sup>	0.25	0.68 – 0.9	V <sub>CC</sub> – 1.3	V	
V <sub>IH</sub>	Input High Voltage	V <sub>X</sub> + 0.1			V	
V <sub>IL</sub>	Input Low Voltage			V <sub>X</sub> – 0.1	V	
I <sub>IN</sub>	Input Current			±150	mA	$V_{IN} = V_X \pm 0.1V$
PECL differe	ential input signals (CLK1, CLK1)			1		
V <sub>PP</sub>	Differential Input Voltage <sup>4</sup>	0.15		1.0	V	Differential Operation
V <sub>CMR</sub>	Differential Cross Point Voltage <sup>5</sup>	1.0		V <sub>CC</sub> – 0.6	V	Differential Operation
V <sub>IH</sub>	Input High Voltage	V <sub>CC</sub> – 1.165		V <sub>CC</sub> – 0.880	V	
VIL	Input Low Voltage	V <sub>CC</sub> – 1.810		V <sub>CC</sub> – 1.475	V	
I <sub>IN</sub>	Input Current			±150	mA	$V_{IN} = V_{IH} \text{ or } V_{IN}$
LVCMOS co	ntrol inputs EN, CLK_SEL					1
VIL	Input Low Voltage			0.8	V	
V <sub>IH</sub>	Input High Voltage	2.0			V	
I <sub>IN</sub>	Input Current			±150	mA	$V_{IN} = V_{IH} \text{ or } V_{IN}$
HSTL clock	outputs (Q[0:4], Q[0:4])					
$V_{X, OUT}$	Output Differential Crosspoint	0.68	0.75	0.9	V	
V <sub>OH</sub>	Output High Voltage	1			V	
V <sub>OL</sub>	Ouput Low Voltage			0.4	V	
Supply Curr	ent	•		1		•
I <sub>CC</sub>	Maximum Quiescent Supply Current without output termination current		TBD	TBD	mA	V <sub>CC</sub> pin (core)
Icco	Maximum Quiescent Supply Current, outputs terminated 50 $\Omega$ to V <sub>TT</sub>		TBD	TBD	mA	V <sub>CCO</sub> pin (outputs)

#### Table 5. DC Characteristics $(V_{CC} = 3.3 \text{ V} \pm 5\%; T_J = 0^{\circ}\text{C to } 110^{\circ}\text{C})^1$

1. DC characteristics are design targets and pending characterization.

2. V<sub>DIF</sub> (DC) is the minimum differential HSTL input voltage swing required for device functionality.

3. V<sub>X</sub> (DC) is the crosspoint of the differential HSTL input signal. Functional operation is obtained when the crosspoint is within the V<sub>X</sub> (DC) range and the input swing lies within the V<sub>PP</sub> (DC) specification.

4. V<sub>PP</sub> (DC) is the minimum differential input voltage swing required to maintain device functionality.

 V<sub>CMR</sub> (DC) is the crosspoint of the differential input signal. Functional operation is obtained when the crosspoint is within the V<sub>CMR</sub> (DC) range and the input swing lies within the V<sub>PP</sub> (DC) specification.

Symbol	Characteristic	Min	Тур	Мах	Unit	Condition
HSTL/LVDS	S differential input signals (CLK0, CLK0)					
V <sub>DIF</sub>	Differential Input Voltage (peak-to-peak) <sup>3</sup>	0.4			V	
V <sub>X, IN</sub>	Differential Cross Point Voltage <sup>4</sup>	0.68		0.9	V	
f <sub>CLK</sub>	Input Frequency		0 - 400	TBD	MHz	Differential
t <sub>PD</sub>	Propagation Delay			TBD	ps	Differential
PECL differ	ential input signals (CLK1, CLK1)					
V <sub>PP</sub>	Differential Input Voltage (peak-to-peak) <sup>5</sup>	0.2		1.0	V	
V <sub>CMR</sub>	Differential Cross Point Voltage <sup>6</sup>	1		V <sub>CC</sub> – 0.6	V	
f <sub>CLK</sub>	Input Frequency		0 - 400		MHz	Differential
t <sub>PD</sub>	Propagation Delay			TBD	ps	Differential
HSTL clock	outputs (Q[0:4], Q[0:4])					
V <sub>X, OUT</sub>	Output Differential Crosspoint	0.68	0.75	0.9	V	
V <sub>OH</sub>	Output High Voltage	1			V	
V <sub>OL</sub>	Ouput Low Voltage			0.5	V	
V <sub>O(P-P)</sub>	Differential Output Voltage (peak-to-peak)	0.5			V	
t <sub>SK(O)</sub>	Output-to-Output Skew			50	ps	Differential
t <sub>SK(PP)</sub>	Output-to-Output Skew (part-to-part)			TBD	ps	Differential
t <sub>JIT(CC)</sub>	Output Cycle-to-Cycle Jitter			TBD		
DC <sub>O</sub>	Output Duty Cycle	TBD	50	TBD	%	DC <sub>fref</sub> = 50%
t <sub>r</sub> / t <sub>f</sub>	Output Rise/Fall Times	0.05		TBD	ns	20% to 80%
t <sub>PDL</sub>	Output Disable Time <sup>7</sup>	2.5*T +t <sub>PD</sub>		3.5*T +t <sub>PD</sub>	ns	T = CLK period
t <sub>PLD</sub>	Output Enable Time <sup>8</sup>	3*T +t <sub>PD</sub>		4*T +t <sub>PD</sub>	ns	T = CLK period

#### Table 6. AC Characteristics $(V_{CC} = 3.3 \text{ V} \pm 5\%; T_J = 0^{\circ}\text{C to } 110^{\circ}\text{C})^{1.2}$

1. AC characteristics are design targets and pending characterization.

2. AC characteristics apply for parallel output termination of  $50\Omega$  to  $V_{TT}$ 

3. V<sub>DIF</sub> (AC) is the minimum differential HSTL input voltage swing required to maintain AC characteristics including tpd and device-to-device skew.

 V<sub>X</sub> (AC) is the crosspoint of the differential HSTL input signal. Functional operation is obtained when the crosspoint is within the V<sub>X</sub> (AC) range and the input swing lies within the V<sub>DIF</sub> (AC) specification. Violation of V<sub>X</sub> (AC) or V<sub>DIF</sub>(AC) impacts the device propagation delay, device and part-to-part skew.

5. V<sub>PP</sub> (AC) is the minimum differential PECL input voltage swing required to maintain AC characteristics including tpd and device-to-device skew.

6. V<sub>CMR</sub> (AC) is the crosspoint of the differential PECL input signal. Normal AC operation is obtained when the crosspoint is within the V<sub>CMR</sub> (AC) range and the input swing lies within the V<sub>PP</sub> (AC) specification. Violation of V<sub>CMR</sub> (AC) or V<sub>PP</sub>(AC) impacts the device propagation delay, device and part-to-part skew.

7. Propagation delay EN deassertion to differential output disabled (differential low: true output low, complementary output high).

8. Propagation delay EN assertion to output enabled (active).




Figure 2. MC100ES8014 AC Test Reference




Figure 3. MC100ES8014 AC Test Reference




Figure 4. MC100ES8014 AC Reference Measurement Waveform (HSTL Input)




Figure 5. MC100ES8014 AC Reference Measurement Waveform (PECL Input)

### **Revision History Sheet**

Rev	Table	Page	Description of Change	Date
5		1	Product Discontinuance Notice – Last Time Buy Expires on (12/19/2013)	2/5/2013

# We've Got Your Timing Solution



6024 Silver Creek Valley Road San Jose, California 95138 Sales 800-345-7015 (inside USA) +408-284-8200 (outside USA) Fax: 408-284-2775 www.IDT.com/go/contactIDT **Technical Support** 

netcom@idt.com +480-763-2056

DISCLAIMER Integrated Device Technology, Inc. (IDT) and its subsidiaries reserve the right to modify the products and/or specifications described herein at any time and at IDT's sole discretion. All information in this document, including descriptions of product features and performance, is subject to change without notice. Performance specifications and the operating parameters of the described products are determined in the independent state and are not guaranteed to perform the same way when installed in customer products. The information contained herein is provided without representation or warranty of any kind, whether express or implied, including, but not limited to, the suitability of IDT's products for any particular purpose, an implied warranty of merchantability, or non-infringement of the intellectual property rights of others. This document is presented only as a guide and does not convey any license under intellectual property rights of IDT or any third parties.

IDT's products are not intended for use in applications involving extreme environmental conditions or in life support systems or similar devices where the failure or malfunction of an IDT product can be reasonably expected to significantly affect the health or safety of users. Anyone using an IDT product in such a manner does so at their own risk, absent an express, written agreement by IDT.

Integrated Device Technology, IDT and the IDT logo are registered trademarks of IDT. Other trademarks and service marks used herein, including protected names, logos and designs, are the property of IDT or their respective third party owners.