QUADRUPLE D-TYPE FLIP-FLOP

The HEF40175B is a quadruple edge-triggered D-type flip-flop with four data inputs (D_0 to D_3), a clock input (CP), an overriding asynchronous master reset input ($\overline{MR}$), four buffered outputs (O_0 to O_3), and four complementary buffered outputs ($\overline{O}_0$ to $\overline{O}_3$). Information on D_0 to D_3 is transferred to O_0 to O_3 on the LOW to HIGH transition of CP if $\overline{MR}$ is HIGH. When LOW, $\overline{MR}$ resets all flip-flops (O_0 to O_3 = LOW, $\overline{O}_0$ to $\overline{O}_3$ = HIGH), independent of CP and D_0 to D_3.


Fig. 1 Functional diagram.

Fig. 2 Pinning diagram.

HEF40175BP(N): 16-lead DIL; plastic
    (SOT38-1)
HEF40175BD(F): 16-lead DIL; ceramic (cerdip)
    (SOT74)
HEF40175BT(D): 16-lead SO; plastic
    (SOT109-1)
( ): Package Designator North America

FAMILY DATA

I_{DD} LIMITS category MSI | see Family Specifications

PINNING

D_0 to D_3	data inputs
CP	clock input (LOW to HIGH; edge-triggered)
$\overline{MR}$	master reset input (active LOW)
O_0 to O_3	buffered outputs
$\overline{O}_0$ to $\overline{O}_3$	complementary buffered outputs

FUNCTION TABLE

inputs			outputs	
CP	D	$\overline{MR}$	O	$\overline{O}$
$\int$	H	H	H	L
$\int$	L	H	L	H
$\diagdown$	X	H	no change	no change
X	X	L	L	H

H = HIGH state (the more positive voltage)
L = LOW state (the less positive voltage)
X = state is immaterial
$\int$ = positive-going transition
$\diagdown$ = negative-going transition

Fig. 3 Logic diagram.

7Z73815.1

A.C. CHARACTERISTICS

$V_{SS} = 0$ V; $T_{amb} = 25$ °C; $C_L = 50$ pF; input transition times $\leqslant 20$ ns

	V_{DD} V	symbol	min.	typ.	max.		typical extrapolation formula
Propagation delays							
CP → O_n, $\bar{O}_n$	5			80	160	ns	53 ns + (0,55 ns/pF) C_L
HIGH to LOW	10	t_{PHL}		35	70	ns	24 ns + (0,23 ns/pF) C_L
	15			25	50	ns	17 ns + (0,16 ns/pF) C_L
	5			70	140	ns	43 ns + (0,55 ns/pF) C_L
LOW to HIGH	10	t_{PLH}		30	65	ns	19 ns + (0,23 ns/pF) C_L
	15			25	45	ns	17 ns + (0,16 ns/pF) C_L
$\overline{MR}$ → O_n	5			75	155	ns	48 ns + (0,55 ns/pF) C_L
HIGH to LOW	10	t_{PHL}		30	65	ns	19 ns + (0,23 ns/pF) C_L
	15			25	50	ns	17 ns + (0,16 ns/pF) C_L
$\overline{MR}$ → $\bar{O}_n$	5			70	140	ns	43 ns + (0,55 ns/pF) C_L
LOW to HIGH	10	t_{PLH}		30	65	ns	19 ns + (0,23 ns/pF) C_L
	15			25	50	ns	17 ns + (0,16 ns/pF) C_L
Output transition times							
	5			60	120	ns	10 ns + (1,0 ns/pF) C_L
HIGH to LOW	10	t_{THL}		30	60	ns	9 ns + (0,42 ns/pF) C_L
	15			20	40	ns	6 ns + (0,28 ns/pF) C_L
	5			60	120	ns	10 ns + (1,0 ns/pF) C_L
LOW to HIGH	10	t_{TLH}		30	60	ns	9 ns + (0,42 ns/pF) C_L
	15			20	40	ns	6 ns + (0,28 ns/pF) C_L
Set-up time	5		60	30		ns	
D_n → CP	10	t_{su}	20	10		ns	
	15		15	5		ns	
Hold time	5		25	−5		ns	
D_n → CP	10	t_{hold}	10	0		ns	
	15		10	0		ns	
Minimum clock	5		90	45		ns	
pulse width; LOW	10	t_{WCPL}	35	15		ns	see also waveforms
	15		25	10		ns	Fig. 4
Minimum $\overline{MR}$ pulse	5		80	40		ns	
width; LOW	10	t_{WMRL}	30	15		ns	
	15		20	10		ns	
Recovery time	5		0	−30		ns	
for $\overline{MR}$	10	t_{RMR}	0	−20		ns	
	15		0	−15		ns	
Maximum clock	5		5	11		MHz	
pulse frequency	10	f_{max}	15	30		MHz	
	15		20	45		MHz	

A.C. CHARACTERISTICS

$V_{SS} = 0$ V; $T_{amb} = 25\ ^{\circ}C$; input transition times $\leqslant 20$ ns

	V_{DD} V	typical formula for P (μW)	where f_i = input freq. (MHz) f_o = output freq. (MHz)
Dynamic power dissipation per package (P)	5	$2000\ f_i + \Sigma(f_o C_L) \times V_{DD}^2$	C_L = load capacitance (pF)
	10	$8400\ f_i + \Sigma(f_o C_L) \times V_{DD}^2$	$\Sigma(f_o C_L)$ = sum of outputs
	15	$22\,500\ f_i + \Sigma(f_o C_L) \times V_{DD}^2$	V_{DD} = supply voltage (V)

7Z73814.1

Fig. 4 Waveforms showing minimum pulse widths for CP and $\overline{MR}$, $\overline{MR}$ to CP recovery time, and set-up time and hold time for D_n to CP. Set-up and hold times are shown as positive values but may be specified as negative values.

APPLICATION INFORMATION

Some examples of applications for the HEF40175B are:

- Shift registers
- Buffer/storage register
- Pattern generator