



LOW POWER SCHOTTKY INTEGRATED CIRCUITS

67C 16111 D T-46-07-07

PRELIMINARY DATA

DUAL JK FLIP-FLOP WITH SET AND CLEAR

DESCRIPTION

The T54LS/T74LS76A dual flip-flops feature separate J, K, Clock Pulse, Direct Set and Direct Clear inputs. Inputs are enabled and data is accepted when the clock goes HIGH. The Logic levels of the J and K inputs correspond to the Truth Table if the minimum set-up times are observed. During the HIGH-to-LOW clock transition input data is transferred to the outputs.

B1
Plastic Package


D1/D2
Ceramic Package

M1
Micro Package


C1
Plastic Chip Carrier

ORDERING NUMBERS:
T54LS76A D2 T74LS76A C1
T74LS76A D1 T74LS76A M1
T74LS76A B1

PIN CONNECTION (top view)



LOGIC SYMBOL




LOGIC DIAGRAM AND MODE SELECT TRUTH TABLE

OPERATING MODE	INPUTS				OUTPUTS	
	\bar{S}_D	\bar{C}_D	J	K	Q	\bar{Q}
Set	L	H	X	X	H	L
Reset (Clear)	H	L	X	X	L	H
* Undetermined	L	L	X	X	H	H
Toggle	H	H	h	h	\bar{q}	q
Load "0" (Reset)	H	H	l	h	L	H
Load "1" (Set)	H	H	h	l	H	L
Hold	H	H	l	l	q	\bar{q}

* Both outputs will be HIGH while both \bar{S}_D and \bar{C}_D are LOW, but the output states are unpredictable if \bar{S}_D and \bar{C}_D go to HIGH simultaneously.

H,h = HIGH Voltage Level
 L,l = LOW Voltage Level
 X = Don't care
 l,h,(q) = Lower case letters indicate the state of the referenced input (or output) one set-up time prior to the HIGH-to-LOW clock transition.



V_{CC} = Pin 5
 GND = Pin 13
 () = Pin numbers

ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Value	Unit
V _{CC}	Supply Voltage	-0.5 to 7	V
V _I	Input Voltage, Applied to Input	-0.5 to 15	V
V _O	Output Voltage, Applied to Output	-0.5 to 10	V
I _I	Input Current, Into Inputs	-30 to 5	mA
I _O	Output Current, Into Outputs	50	mA

Stresses in excess of those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions in excess of those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

GUARANTEED OPERATING RANGES

Part Numbers	Supply Voltage			Temperature
	Min	Typ	Max	
T54LS76AD2	4.5 V	5.0 V	5.5 V	-55°C to +125°C
T74LS76AXX	4.75 V	5.0 V	5.25 V	0°C to +70°C

XX=package type.

T54LS76A

67C 15113

DT-46-01-07

T74LS76A

DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE

Symbol	Parameter	Limits			Test Conditions (Note 1)	Units
		Min.	Typ.	Max.		
V_{IH}	Input HIGH Voltage	2.0			Guaranteed input HIGH Voltage for all Inputs	V
V_{IL}	Input LOW Voltage	54		0.7	Guaranteed input LOW Voltage for all Inputs	V
		74		0.8		
V_{CD}	Input Clamp Diode Voltage		-0.65	-1.5	$V_{CC} = \text{MIN}, I_{IN} = -18\text{mA}$	V
V_{OH}	Output HIGH Voltage	54	2.5	3.5	$V_{CC} = \text{MIN}, I_{OH} = -400\mu\text{A}, V_{IN} = V_{IH}$ or V_{IL} per Truth Table	V
		74	2.7	3.5		
V_{OL}	Output LOW Voltage	54,74	0.25	0.4	$I_{OL} = 4.0\text{mA}$	V
		74	0.35	0.5	$I_{OL} = 8.0\text{mA}$	
I_{IH}	Input HIGH Current	J, K Clear Clock		20	$V_{CC} = \text{MAX}, V_{IN} = 2.7\text{V}$	μA
				60		
				80		
		J, K Clear Clock		0.1	$V_{CC} = \text{MAX}, V_{IN} = 7.0\text{V}$	mA
	0.3					
		0.4				
I_{IL}	Input LOW Current	J, K Clear, Clock		-0.4	$V_{CC} = \text{MAX}, V_{IN} = 0.4\text{V}$	mA
				-0.8		
I_{OS}	Output Short Circuit Current (Note 2)	-20		-100	$V_{CC} = \text{MAX}$	mA
I_{CC}	Power Supply Current			6.0	$V_{CC} = \text{MAX}$	mA

AC CHARACTERISTICS: $T_A = 25^\circ\text{C}$

Symbol	Parameter	Limits			Test Conditions	Units
		Min.	Typ.	Max.		
f_{MAX}	Maximum Clock Frequency	30	45		$V_{CC} = 5.0\text{V}$	MHz
t_{PLH}	Clock, Clear, Set to Output		15	20		ns
t_{PHL}			15	20		



AC SET-UP REQUIREMENTS: $T_A = 25^\circ\text{C}$

Symbol	Parameter	Limits			Test Conditions	Units
		Min.	Typ.	Max.		
t_W	Clock Pulse Width	20			$V_{CC} = 5.0\text{V}$	ns
t_W	Clear Set Pulse Width	25				ns
t_s	Set-up Time	20				ns
t_h	Hold Time	0				ns



Notes:

- 1) Conditions for testing, not shown in the Table, are chosen to guarantee operation under "worst case" conditions.
- 2) Not more than one output should be shorted at a time.
- 3) Typical values are at $V_{CC} = 5.0\text{V}, T_A = 25^\circ\text{C}$



14-LEAD PLASTIC DIP



14-LEAD CERAMIC DIP





16-LEAD PLASTIC DIP





Packages

67C 16545 D T-90-20



16-LEAD CERAMIC DIP





20-LEAD PLASTIC DIP





20-LEAD CERAMIC DIP





24-LEAD PLASTIC DIP



24-LEAD CERAMIC DIP



CHIP CARRIER 20 LEAD PLASTIC





Packages

67C 16547



D

T-90-20

14-LEAD PLASTIC DIP MICROPACKAGE



16-LEAD PLASTIC DIP MICROPACKAGE



NOTE: FOR 20-LEAD PLASTIC DIP MICROPACKAGE CONTACT SGS

Surface Mounted

67C 16548

D

T-90-20

One possible solution to the important problem of PWB minimization, is that of using surface mounted components. Integrated circuits in SO (Small Outline) packages are made up of standard chips mounted in very small plastic packages. The advantages given by using these devices are:

PWB Reduction

This is by far the most important advantage since the reduction of PWB size varies from 40 to 60% in comparison with standard board types. (See page 584 for package dimensions.)

Assembly Cost Reduction

SO Devices require no preliminary operation prior to mounting and can therefore be easily utilized in fully automatic equipment.

Increasing Reliability

The following characteristics lead to a higher level of reliability with respect to their standard packaged counter parts:

- The mounting system is fully automatic
- PWB number and the interconnections between them are reduced when the same number of devices are used.
- The high density of components on the board makes it thermally much more stable.

Noise Reduction and Improved Frequency Response

The reduction of the length of the connecting wires between the leads and the silicon guarantees a more homogeneous propagation delay between the external pins, with respect to the standard type.

Assembly Without Board Holes

The devices are placed on the board and soldered. This technology permits a higher level of tolerance in the positioning (automatic) of the device. For the standard DIP types this must be done with great accuracy due to the insertion of the leads into their holes.

