

#### **FEATURES**

- Green-mode PFC and PWM operation
- No switching of PFC at light loads for the best power saving
- Low start-up and operating current
- Innovative *Switching-Charge*® multiplier-divider
- Multi-vector control for improved PFC output transient response
- Interleaved PFC/PWM switching
- Programmable two-level PFC output voltage
- Average-current-mode control for PFC
- Cycle-by-cycle current limiting for PFC/PWM
- PFC over-voltage and under-voltage protections
- PFC and PWM feedback open-loop protection
- Brownout protection
- Over-temperature protection

#### **APPLICATIONS**

- Switching Power Suppliers with Active PFC
- High-Power Adaptors

#### **DESCRIPTION**

The highly integrated SG6902 is specially designed for power supplies consist of boost PFC and Flyback PWM. It requires very few external components to achieve green-mode operation and

versatile protections. It is available in 20-pin SOP and SSOP packages.


The patented interleave-switching feature synchronizes the PFC and PWM stages and reduces switching noise. At light loads, the switching frequency is continuously decreased to reduce power consumption. If output loading is further reduced, the PFC stage is turned off to further reduce power consumption.

For PFC stage, the proprietary multi-vector control scheme provides a fast transient response in a low-bandwidth PFC loop, in which the overshoot and undershoot of the PFC voltage are clamped. If the feedback loop is broken, the SG6902 will shut off PFC to prevent extra-high voltage on output. Programmable two-level output voltage control will reduce the PFC output voltage at low line input to increase the efficiency of the power supply.

For the Flyback PWM, the synchronized slope compensation ensures the stability of the current loop under continuous-conduction-mode operation. Built-in line-voltage compensation maintains constant output-power limit. Hiccup operation during output overloading is also guaranteed.

In addition, SG6902 provides complete protection functions such as brownout protection and RI pin open/short protections.


#### TYPICAL APPLICATION







# **MARKING DIAGRAM**

# **PIN CONFIGURATION**







# **ORDERING INFORMATION**

Part Number	Package
SG6902SZ	20-pin SOP(Lead Free)
SG6902RZ	20-pin SSOP(Lead Free)

# **PIN DESCIRPTIONS**

Name	Pin No.	Туре	Function
VRMS	1	Line-voltage Detection	Line-voltage detection. The pin is used for PFC multiplier, RANGE control of PFC output voltage, brownout protection .For brownout protection, the controller will be disabled after a delay time when the VRMS voltage drops below a threshold.
RI	2	Oscillator Setting	Reference setting. One resistor connected between RI and AGND determines the switching frequency. The switching frequency is equal to [1560 / RI] kHz, where RI is in $k\Omega$ . For example, if RI is equal to $24k\Omega$ , then the switching frequency will be 65 kHz.
ОТР	3	Over Temperature Protection	This pin supplies an over-temperature protection signal. A constant current is output from this pin. An external NTC thermistor must be connected from this pin to ground. The impedance of the NTC thermistor decreases whenever the temperature increases. Once the voltage of the OTP pin drops below the OTP threshold, the SG6902 will be disabled.
IEA	4	Output for PFC Current Amplifier	This is the output of the PFC current error amplifier. The signal from this pin will be compared with an internal saw-tooth and hence determine the pulse width for PFC gate drive.
IPFC	5	Inverting Input for PFC Current Amplifier	The inverting input of the PFC current error amplifier. Proper external compensation circuits will result in excellent input power factor via average-current-mode control.
IMP	6	Non-inverting Input for PFC Current Amplifier	The non-inverting input of the PFC current amplifier and also the output of multiplier. Proper external compensation circuits will result in excellent input power factor via average-current-mode control.
ISENSE	7	Peak Current Limit Setting for PFC	The peak-current setting for PFC.




SG6902

	1	T	
		PWM Feedback	The control input for voltage-loop feedback of PWM stage. It is internally pulled high
FBPWM 8 Input		Input	through a resistor. Usually an external opto-coupler from secondary feedback circuit is connected to this pin.
IPWM		PWM Current Sense	The current-sense input for the Flyback PWM. Via a current sense resistor, this pin
IPVVIVI	9	PWW Current Sense	provides the control input for peak-current-mode control and cycle-by-cycle current
AGND	10	Ground	limiting.
AGND	10	Ground	Signal Ground
SS	11	PWM Soft Start	During startup, the SS pin will charge an external capacitor with a 50uA (RI=24k $\Omega$ ) constant current source. The voltage on FBPWM will be clamped by SS during startup. In the event of a protection condition occurring and/or PWM being disabled, the SS pin will be quickly discharged.
ODVANA	40	DIAMA O - t - Duiza-	The totem-pole output drive for the Flyback PWM MOSFET. This pin is internally
OPWM 12 PWM Gate Drive		PWW Gate Drive	clamped under 18V to protect the MOSFET.
GND	13	Ground	Power Ground
OPFC	14	PFC Gate Drive	The totem-pole output drive for the PFC MOSFET. This pin is internally clamped under
OPFC	14	PFC Gate Drive	18V to protect the MOSFET.
VDD	15	Supply	The power supply pin.
		PFC Output-voltage	Two-level output voltage setting for PFC. The PFC output voltage at low line can be
RANGE	16	Control	reduced to improve efficiency. The RANGE pin is of high impedance while the VRMS
		Control	voltage is lower than a threshold.
		PFC Over Voltage	The PFC stage over voltage input. The comparator will disable the PFC output driver if the
OVP	17	Input	voltage at this input exceeds a threshold. This pin can be connected to FBPFC or it can be connected to the PFC boost output through a divider network.
		Voltage Feedback	The feedback input for PFC voltage loop. The inverting input of PFC error amp. This pin is
FBPFC	18	Input for PFC	connected to the PFC output through a divider network.
		Error-Amp Output	The error-amp output for PFC voltage feedback loop. A compensation network (usually a
VEA	19	for PFC Voltage	capacitor) is connected between this pin and ground. A large capacitor value will result in
		Feedback Loop	a narrow bandwidth and hence improve the power factor.
IAC	20	Input AC Current	Before start-up, this input is used to provide startup current for VDD. For normal
IIAC 20 IIIput AC Curre		Imput AC Current	operation, this input is used to provide current reference for the multiplier.



# **BLOCK DIAGRAM**



**SG6902** 

# **ABSOLUTE MAXIMUM RATINGS**

Symbol	Parameter	Value	Value		
$V_{DD}$	DC Supply Voltage*	25		V	
I <sub>AC</sub>	Input AC Current	2	2		
$V_{HIGH}$	OPWM, OPFC, IAC	-0.3 to +25V		V	
$V_{LOW}$	Others	-0.3 to +7V		V	
	Power Dissipation At T <sub>A</sub> < 50°C	SOP	1.15	w	
$P_D$	Power dissipation At 1 <sub>A</sub> < 50 C	SSOP	0.8	VV	
TJ	Operating Junction Temperature	-40 to +125	-40 to +125		
$T_{STG}$	Storage Temperature Range	-55 to +150		$^{\circ}$ C	
D	Thermal registence (Jungtion to Case)	SOP	23.64	-°C/W	
$R_{\theta_{j-C}}$	Thermal resistance (Junction to Case)	SSOP	39.6	C/VV	
$T_L$	Lead Temperature (Wave soldering or IR, 10seconds)	260	260		
ESD	ESD capability, HBM model	4.5		KV	
ESD	ESD capability, Machine model	250	·	V	

<sup>\*</sup>All voltage values, except differential voltages, are given with respect to GND pin.

# **RECOMMENDED OPERATING CONDITIONS**

Symbol	Parameter	Value	Unit
T <sub>A</sub>	Operating Ambient Temperature*	-30 to +85	$^{\circ}\mathbb{C}$

<sup>\*</sup>For proper operation

# **ELECTRICAL CHARACTERISTICS (VDD=15V,TA=25°C UNLESS NOTED)**

# **VDD Section**

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
$V_{\text{DD-OP}}$	Continuously Operating Voltage				20	V
I <sub>DD-ST</sub>	Start-up Current	V <sub>TH-ON</sub> -0.16V		10	25	uA
I <sub>DD-OP</sub>	Operating Current	OPFC, OPWM Open, RI = $24k\Omega$		6	10	mA
V <sub>TH-ON</sub>	Start Threshold Voltage		15	16	17	V
$V_{\text{DD-MIN}}$	Minimum Operating Voltage		9	10	11	V
$V_{DD\text{-}OVP}$	VDD OVP Threshold		23.5	24.5	25.5	V
$T_{VDD-OVP}$	Debounce Time of VDD OVP	RI = 24kΩ	8		25	uS
$V_{\text{DD-TH-G}}$	VDD Low-Threshold Voltage to Exit Green-OFF Mode		V <sub>DD-MIN</sub> +0.9	V <sub>DD-MIN</sub> +1.5	V <sub>DD-MIN</sub> +2.1	V

<sup>\*</sup>Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device.



# **Oscillator & Green-Mode Operation**

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
$V_{RI}$	RI Voltage		1.176	1.2	1.224	V
Fosc	PWM Frequency	RI = 24kΩ	62	65	68	KHz
F <sub>OSC-MINFREQ</sub>	Minimum Frequency in Green Mode	RI = 24kΩ	18	20	22.5	KHz
RI	RI Pin Resistance Range		15		47	ΚΩ
DI	RI Pin Open Protection			000		ΚΩ
RIOPEN	If RI> RI <sub>open</sub> , SG6902 will turn Off			200		N22
RI <sub>OPEN</sub>	RI Pin Short Protection			2		ΚΩ
SHORT	If RI< RI <sub>short</sub> , SG6902 will turn Off			_		IV7 5

# **VRMS for UVP and RANGE**

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
V <sub>RMS-UVP-1</sub>	RMS AC Voltage Under Voltage Protection Threshold (with T <sub>UVP</sub> delay)		0.75	0.8	0.85	V
V <sub>RMS-UVP-2</sub>	Recovery level on VRMS		V <sub>RMS-UV</sub> <sub>P-1</sub> +0.1 6V	V <sub>RMS-UV</sub> <sub>P-1</sub> +0.1 8V	V <sub>RMS-UV</sub> <sub>P-1</sub> +0.2 V	V
T <sub>D-PWM</sub>	When UVP Occurs ,The interval from PFC off to PWM off	RI = 24kΩ	T <sub>UVP-Min</sub> +9		T <sub>UVP-Min</sub> +14	mS
T <sub>UVP</sub>	Under Voltage Protection Delay Time (No delay for startup)	RI = 24kΩ	150	195	240	mS
$V_{RMS-H}$	High V <sub>RMS</sub> Threshold for RANGE Comparator		1.9	1.95	2.0	V
$V_{RMS-L}$	Low V <sub>RMS</sub> Threshold for RANGE Comparator		1.55	1.6	1.65	V
T <sub>RANGE</sub>	Range-enable Delay Time	$RI = 24k\Omega$	145	170	200	mS
$V_{OL}$	Output Low Voltage of RANGE Pin	I <sub>o</sub> = 1mA			0.5	V
I <sub>OH</sub>	Output High Leakage Current of RANGE Pin	RANGE = 5V			50	nA

# **PFC STAGE**

# **Voltage Error Amplifier**

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
$V_{REF}$	Reference Voltage		2.95	3	3.05	V
Av <sub>-PFC</sub> *1	Open-loop Gain			60		dB
Z <sub>0</sub> *1	Output Impedance			110		ΚΩ
$OVP_{PFC}$	PFC Over Voltage Protection (OVP pin)		3.2	3.25	3.3	V
$\triangle OVP_{PFC}$	PFC Feedback Voltage Protection Hysteresis		60	90	120	mV
T <sub>OVP-PFC</sub>	Debounce Time of PFC OVP	RI = 24kΩ	40	70	120	uS
V <sub>FBPFC-H</sub>	Clamp-High Feedback Voltage		3.1	3.15	3.2	V
G <sub>FBPFC-H</sub> *1	Clamp-High Gain			0.5		mA/V
$V_{FBPFC-L}$	Clamp-Low Feedback Voltage		2.75	2.85	2.9	V
G <sub>FBPFC-L</sub> *1	Clamp-Low Gain			6.5		mA/m V
I <sub>FBPFC-L</sub>	Maximum Source Current		1.5	2		mA



SG6902

I <sub>FBPFC-H</sub>	Maximum Sink Current		70	110		uA
UVP <sub>FBPFC</sub>	PFC Feedback Under Voltage Protection		0.35	0.4	0.45	V
$V_{FBHIGH}$	FB Open Voltage		6	7	8	V
T <sub>UVP-PFC</sub>	Debounce Time of PFC UVP	RI = 24kΩ	40	70	120	uS

Note\*1: Not tested in production test;

# **Current Error Amplifier**

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
V <sub>OFFSET</sub>	Input Offset Voltage			8		mV
A <sub>I</sub> *1	Open-loop Gain			60		dB
BW <sup>*1</sup>	Unit Gain Bandwidth			1.5		MHz
CMRR*1	Common-mode Rejection Ratio	$V_{CM} = 0 \text{ to } +1.5V$		70		dB
$V_{OUT\text{-HIGH}}$	Output High Voltage		3.2			V
$V_{\text{OUT-LOW}}$	Output Low Voltage				0.2	V
I <sub>MR1</sub> , I <sub>MR2</sub>	Reference Current Source	RI = $24k\Omega$ ( $I_{MR} = 20 + I_{RI} * 0.8$ )	50		70	uA
IL	Maximum Source Current			3		mA
I <sub>H</sub>	Maximum Sink Current			0.25		mA

# **Peak Current Limit**

Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Unit
I <sub>P</sub>	Constant Current Output	RI = 24kΩ	90	100	110	uA
$V_{PK}$	Peak Current Limit Threshold Voltage	VRMS = 1.05V	0.15	0.2	0.25	V
VPK	Cycle-by-Cycle Limit (V <sub>SENSE</sub> < V <sub>PK</sub> )	VRMS = 3V	0.35	0.4	0.45	V
T <sub>PD-PFC</sub>	Propagation Delay				200	nS
T <sub>BNK-PFC</sub>	Leading-Edge Blanking Time		270	350	450	nS

# Multiplier

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
I <sub>AC</sub>	Input AC Current	Multiplier Linear Range	0		360	uA
V <sub>DROP</sub>	Voltage Drop from the IAC pin to VDD	I <sub>AC</sub> = 240uA			3.5	V
I <sub>MO-MAX</sub> *1	Maximum Multiplier Current Output $RI = 24 \text{ k}\Omega$			250		uA
I <sub>MO-1</sub>	Multiplier Current Output (low-line, high-power)	$V_{RMS}$ = 1.05V; $I_{AC}$ = 90uA; $VEA$ = 7.5V; $RI$ = 24 k $\Omega$		250	280	uA
I <sub>MO-2</sub>	Multiplier Current Output (high-line, high-power)	$V_{RMS} = 3V; I_{AC} = 264uA;$ $V_{EA} = 7.5V; RI = 24 k\Omega$	65	85		uA
V <sub>IMP</sub>	Voltage of IMP Open		3.4	3.9	4.4	V

**SG6902** 

# **PFC Output Driver**

Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Unit
$V_{Z-PFC}$	Output Voltage Maximum (Clamp)	V <sub>DD</sub> = 20V		16	18	V
T <sub>PFC</sub>	The Interval of OPFC Lags Behind OPWM at Startup	RI = 24kΩ	9	11.5	14	mS
V <sub>OL-PFC</sub>	Output Voltage Low	V <sub>DD</sub> = 15V; I <sub>O</sub> = 100mA			1.5	V
$V_{OH-PFC}$	Output Voltage High	$V_{DD} = 13V; I_{O} = 100mA$	8			V
T <sub>R-PFC</sub>	Rising Time	$V_{DD} = 15V; C_L = 5nF; OPFC = 2V to 9V$	40	70	120	nS
T <sub>F-PFC</sub>	Falling Time	$V_{DD} = 15V; C_L = 5nF; OPFC = 9V to 2V$	40	60	110	nS
DC <sub>MAX-PFC</sub>	Maximum Duty Cycle		93		98	%

# **PWM STAGE**

# **FBPWM**

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
A <sub>v-PWM</sub>	FB to Current Comparator Attenuation		2.5	3.1	3.5	V/V
$Z_{FB}^{*1}$	Input Impedance		4	5	7	ΚΩ
I <sub>FB</sub>	Maximum Source Current		8.0	1.2	1.5	mA
FB <sub>OPEN-LOOP</sub>	PWM Open Loop Protection Threshold		4.2	4.5	4.8	V
T <sub>OPEN-PWM</sub>	PWM Open Loop Protection Delay Time	RI = 24kΩ	45	56	70	mS
V <sub>PFC-OFF1</sub>	PFC off Voltage at FBPWM	RANGE = Ground		V <sub>G</sub> +0.2 V		V
V <sub>PFC-OFF2</sub>	PFC off Voltage at FBPWM	RANGE = Open		V <sub>G</sub> +0.2 V		V
T <sub>PFC-OFF</sub>	PFC off Delay Time	RI = 24kΩ	500	650	800	mS
V <sub>PFC-ON 1.6</sub>	PFC on Voltage at FBPWM	RANGE = Ground Vrms =1.6V		V <sub>G</sub> +0.3 5V		V
V <sub>PFC-ON 2.85</sub>	PFC on Voltage at FBPWM	RANGE = Ground Vrms =2.85V		V <sub>G</sub> +0.3 5V		V
V <sub>PFC-ON 0.8</sub>	PFC on Voltage at FBPWM	RANGE = Open Vrms =0.8V		V <sub>G</sub> +0.8 5V		V
V <sub>PFC-ON 1.95</sub>	PFC on Voltage at FBPWM	RANGE = Open Vrms =1.95V		V <sub>G</sub> +0.5 V		V
V <sub>N</sub>	Frequency Reduction Threshold on FBPWM	RANGE = Ground	1.9	2.1	2.3	V
S <sub>G</sub> *1	Green-Mode Modulation Slope		60	75	90	Hz/V
V <sub>G</sub>	Voltage on FBPWM at Fs = 20KHz		1.35	1.6	1.75	V

SG6902

# **PWM-Current Sense**

Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Unit
T <sub>PD-PWM</sub>	Propagation Delay to Output		60		120	nS
V <sub>LIMIT-1</sub>	Peak Current Limit Threshold Voltage1	RANGE = Open	0.65	0.7	0.75	V
$V_{LIMIT-2}$	Peak Current Limit Threshold Voltage2	RANGE = Ground	0.6	0.65	0.7	V
T <sub>BNK-PWM</sub>	Leading-Edge Blanking Time		270	350	450	nS
$\triangle V_{ extsf{SLOPE}}$	Slope Compensation		0.45	0.5	0.55	<b>v</b>

# **PWM Output Driver**

Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Unit
$V_{Z-PWM}$	Output Voltage Maximum (Clamp)	V <sub>DD</sub> = 20V		16	18	V
$V_{OL-PWM}$	Output Voltage Low	Output Voltage Low V <sub>DD</sub> = 15V; I <sub>O</sub> = 100mA			1.5	V
V <sub>OH-PWM</sub>	Output Voltage High	tput Voltage High $V_{DD} = 13V; I_{O} = 100mA$				V
T <sub>R-PWM</sub>	Rising Time	$V_{DD} = 15V; C_L = 5nF; OPWM = 2V \text{ to } 9V$		60	120	nS
T <sub>F-PWM</sub>	Falling Time	$V_{DD}$ = 15V; $C_L$ = 5nF; OPWM = 9V to 2V	30	50	110	nS
DC <sub>MAX-PWM</sub>	Maximum Duty Cycle		73	78	83	%

# **OTP** section


Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
I <sub>OTP</sub>	OTP Pin Output Current	RI = 24kΩ	90	100	11	uA
$V_{OTP\text{-}OFF}$	OTP Threshold Voltage		1.15	1.2	1.25	V
$V_{OTP-ON}$	Recovery Level on OTP		1.35	1.4	1.45	V
T <sub>OTP</sub>	OTP Debounce Time	RI = 24kΩ	8		25	uS


# **Soft Start section**


Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
I <sub>SS</sub>	Constant Current Output for Soft Start	RI = 24kΩ	44	50	56	uA
$R_D^{*1}$	Discharge Rdson			470		Ω





# **TYPICAL CHARACTERISTICS**












































































#### **OPERATION DESCRIPTION**

The highly integrated SG6902 is specially designed for power supply with boost PFC and Flyback PWM. It requires very few external components to achieve green-mode operation and versatile protections/compensation.

The patented interleave-switching feature synchronizes the PFC and PWM stages and reduces switching noise. At light loads, the switching frequency is continuously decreased to reduce power consumption. If output loading is further reduced, the PFC stage is turned off to further reduce power consumption.

The PFC function is implemented by average-current-mode control. The patented Switching-Charge® multiplier-divider provides high-degree noise immunity for the PFC circuit. The proprietary multi-vector output voltage control scheme provides a fast transient response in a low-bandwidth PFC loop, in which the overshoot and undershoot of the PFC voltage are clamped. If the feedback loop is broken, the SG6902 will shut off PFC to prevent extra-high voltage on output. Programmable two level output voltage control will reduce the PFC output voltage at low line input to increase the efficiency of the power supply.

For the Flyback PWM, the synchronized slope compensation ensures the stability of the current loop under continuous-mode operation. Built-in line-voltage compensation maintains constant output power limit. Hiccup operation during output overloading is also guaranteed. To prevent the power supply from drawing large current during start-up, the start-up for PFC stage will be delayed 11.5ms after the operation of PWM stage.

In addition, SG6902 provides complete protection functions such as brownout protection, over-voltage and RI Pin open/short protections.

#### Start Up

Figure 1 shows the start up circuit of the SG6902. A resistor  $R_{AC}$  is utilized to charge  $V_{DD}$  capacitor through S1. The turn-on and turn-off threshold of SG6902 are fixed internally at 16V/10V. During start-up, the hold-up capacitor must be charged to 16V through the start-up resistor so that SG6902 will be enabled. The hold-up capacitor will continue to supply  $V_{DD}$  before the energy can be delivered from auxiliary winding of the main

transformer.  $V_{DD}$  must not drop below 10V during this start-up process. This UVLO hysteresis window ensures that hold-up capacitor is adequate to supply  $V_{DD}$  during start-up. Since SG6902 consumes less than 25uA startup current, the value of  $R_{AC}$  can be large to reduce power consumption. One 10uF capacitor should hold enough energy for successful start-up. After start-up, S1 will switch so that the current  $I_{AC}$  will be the input for PFC multiplier. This helps reduce circuit complexity and power consumption.




FIG.1 Start up circuit of the SG6902

# **Switching Frequency and Current Sources**

The switching frequency of SG6902 can be programmed by the resistor  $R_{\rm I}$  connected between RI pin and GND. The relationship is:

Fosc = 
$$\frac{1560}{\text{Ri (k}\Omega)}$$
 (kHz) .....(1)

For example, a  $24k\Omega$  resistor  $R_I$  results in a 65 kHz switching frequency. Accordingly, a constant Current  $I_T$  will flow through  $R_I$ .

$$I_{T} = \frac{1.2V}{R_{I} (k\Omega)} (mA) \dots (2)$$

I<sub>T</sub> is used to generate internal current reference.

#### **Line Voltage Detection (VRMS)**

Figure 2 shows a resistive divider with low-pass filtering for line-voltage detection on VRMS pin. The  $V_{RMS}$  voltage is used for the PFC multiplier, brownout protection, range control.

For brownout protection, the SG6902 is disabled with 195ms delay time if the voltage  $V_{\text{RMS}}$  drops below 0.8V.

For PFC multiplier and range control, please refer to below sections for more details.




FIG.2 Line voltage detection circuit

# **PFC Output Voltage Control (RANGE)**

For an universal input(90VAC ~ 264VAC) power supply applying active boost PFC and Flyback as a second stage, the output voltage of PFC is usually designed around 250V at low line while it is 390V at high line. This is to improve efficiency at low-line input. In SG6902, the RANGE pin (open-drain structure) is used for the two-level output voltage setting.

Figure 3 shows the RANGE output that programs the PFC output voltage. The RANGE output is shorted to ground when the  $V_{RMS}$  voltage exceeds 1.95V while it is of high impedance (open) whenever the  $V_{RMS}$  voltage drops below 1.6V. The output voltages can be designed using below equations.

$$\begin{split} &Range = Open \Rightarrow V_{O} = \frac{R_{A} + R_{B}}{R_{B}} \times 3V \\ &Range = Ground \Rightarrow V_{O} = \frac{R_{A} + \left(R_{B} / \! / R_{C}\right)}{\left(R_{B} / \! / R_{C}\right)} \times 3V \end{split} \tag{3}$$




FIG.3 Range control two level output voltage

# Interleave Switching and Green mode Operation

The SG6902 uses interleaved switching to synchronize the PFC and Flyback stages. This reduces switching noise and spreads the EMI emissions. Figure 4 shows that an off-time  $T_{\rm OFF}$  is inserted in between the turn-off of the PFC gate drive and the turn-on of the PWM.

The off-time  $T_{\rm OFF}$  is increased in response to the decreasing of the voltage level of FBPWM. Therefore, the PWM switching frequency is continuously decreased to reduce switching losses. To further reduce power losses under extra light-load conditions, the PFC stage is turned off with a 650ms delay time.




FIG.4 Interleaved switching pattern

#### **PFC Operation**

The purpose of a boost active power factor corrector (PFC) is to shape the input current of a power supply. The input current waveform and phase will follow that of the input voltage. Using SG6902, average-current-mode control is utilized for continuous-current-mode operation

for the PFC booster. With the innovative multi-vector control for voltage loop and *Switching Charge®* multiplier/divider for current reference, excellent input power factor is achieved with good noise immunity and transient response. Figure 5 shows the total control loop for the average-current-mode control circuit of SG6902.




FIG.5 Average current mode control loop

The current source output from the *Switching Charge*® multiplier/divider can be expressed as:

$$I_{MO} = K \times \frac{I_{AC} \times V_{EA}}{V_{RMS}^2} (uA) -----(4)$$

 $I_{MP}$ , the current output from IMP pin, is the summation of  $I_{MO}$  and  $I_{MR1}$ .  $I_{MR1}$  and  $I_{MR2}$  are identical fixed current sources.  $R_2$  and  $R_3$  are also identical. They are used to pull high the operating point of the IMP and IPFC pins since the voltage across  $R_S$  goes negative with respect to ground. The constant current sources  $I_{MR1}$  and  $I_{MR2}$  are typically 60uA.

Through the differential amplification of the signal across Rs, better noise immunity is achieved. The output of IEA will be compared with an internal sawtooth and hence the pulse width for PFC is determined. Through the average current-mode control loop, the input current Is will be proportional to  $I_{\rm MO}$ .

$$Imo \times R2 = Is \times Rs - (5)$$

According to equation (5), the minimum value of R2 and maximum of Rs can be determined since  $I_{MO}$  should not exceed the specified maximum value.

There are different concerns in determining the value of the sense resistor Rs. The value of Rs should be small to reduce power consumption, but it should be large enough to maintain the resolution. A current transformer (CT) may be used to improve the efficiency of high power converters.

To achieve good power factor, the voltage for  $V_{RMS}$  and  $V_{EA}$  should be kept as DC as possible according to equation (4). In other words, good RC filtering for  $V_{RMS}$  and narrow bandwidth (lower than the line frequency) for voltage loop are suggested for better input current shaping. The trans-conductance error amplifier has output impedance  $Z_{\rm O}$  (>90k $\Omega$ ) and a capacitor  $C_{EA}$  (1uF  $\sim$  10uF)should be connected to ground (Fig. 5). This establishes a dominant pole f1 (equation 6) for the voltage loop.

$$f_1 = \frac{1}{2\pi \times R_0 \times CEA} \qquad -----(6)$$

The average total input power can be expressed as:



$$\begin{aligned} &\text{Pin} = \text{Vin(rms)} \times \text{Iin(rms)} \\ &\propto V_{\text{RMS}} \times I_{\text{MO}} \\ &\propto V_{\text{RMS}} \times \frac{I_{\text{AC}} \times V_{\text{EA}}}{V_{\text{RMS}}^2} \end{aligned} \tag{7}$$

$$&\propto V_{\text{RMS}} \times \frac{\frac{V\text{in}}{R_{\text{AC}}} \times V_{\text{EA}}}{V_{\text{RMS}}^2}$$

$$&= \sqrt{2} \times \frac{V_{\text{EA}}}{R_{\text{AC}}}$$

From equation (7),  $V_{EA}$ , the output of the voltage error amplifier, actually controls the total input power and hence the power delivered to the load.




FIG.6 Multi-vector error amplifier

#### **Multi-vector Error Amplifier**

The voltage-loop error amplifier of SG6902 is trans-conductance, which has high output impedance (>  $90k\Omega$ ). A capacitor  $C_{EA}$  ( $1uF \sim 10uF$ ) connected from VEA to ground provides a dominant pole for the voltage loop. Although the PFC stage has a low bandwidth voltage loop for better input power factor, the innovative *Multi-Vector Error Amplifier* provides a fast transient response to clamp the overshoot and undershoot of the PFC output voltage.

Figure 6 shows the block diagram of the multi-vector error amplifier. When the variation of the feedback voltage exceeds  $\pm$  5% of the reference voltage, the trans-conductance error amplifier will adjust its output impedance to increase the loop response. If  $R_A$  is opened, SG6902 will shut off immediately to prevent extra-high voltage on the output capacitor.

# **PFC Over-voltage Protection**

When the OVP feedback voltage exceeds the over-voltage threshold, the SG6902 will inhibit the PFC switching signal. This protection also prevents the PFC power converter from operating abnormally while the FBPFC pin is open.

#### **Cycle-by-cycle Current Limiting**

SG6902 provides cycle-by-cycle current limiting for both PFC and PWM stages. Figure 7 shows the peak current limit for the PFC stage. The PFC gate drive will be terminated once the voltage on ISENSE pin goes below  $V_{\rm PK}$ .

The voltage of  $V_{\text{RMS}}$  determines the voltage of  $V_{\text{PK}}$ . The relationship between  $V_{\text{PK}}$  and VRMS is also shown in Figure 7.

The amplitude of the constant current  $I_P$  is determined by the internal current reference  $I_T$ , according to the following equation:

$$IP = 2 \times I_T = 2 \times \frac{1.2V}{R_I}$$
 -----(8)



Therefore the peak current of the  $I_S$  is given by  $(V_{RMS} < 1.05V)$ ,

$$Is\_peak = \frac{(IP \times RP) - 0.2V}{Rs} - \dots (9)$$




FIG.7 VRMS controlled current limiting

# Flyback PWM and Slope Compensation

As shown in Fig.8, peak-current-mode control is utilized for Flyback PWM. The SG6902 inserts a synchronized 0.5V ramp at the beginning of each switching cycle. This built-in slope compensation ensures stable operation for continuous current-mode operation.




FIG.8 Peak current control loop

When the IPWM voltage, across the sense resistor, reaches the threshold voltage, 0.65V or 0.7V selected by RANGE, the OPWM will be turned off after a small propagation delay  $T_{PD\text{-}PWM}$ . This propagation delay will introduce an additional current proportional to  $T_{PD\text{-}PWM}*V_{PFC}/Lp$ , where  $V_{PFC}$  is the output voltage of PFC and Lp is the magnetized inductance of Flyback transformer. Since the propagation delay is nearly

constant, higher  $V_{PFC}$  will result in a larger additional current and hence the output power limit is also higher than that under low  $V_{PFC}$ . To compensate this variation, the peak current threshold is modulated by the RANGE output. When RANGE is shorted to GND, the PFC output voltage is high and the corresponding threshold is 0.65V. When RANGE is opened, the PFC output voltage is low and the corresponding threshold is 0.7V.

#### **Limited Power Control**

Every time when the output of power supply is shorted or over loaded, the FBPWM voltage will increase. If the FB voltage is higher than a designed threshold, 4.5V, for longer than 56mS, the OPWM will then be turned off. As OPWM is turned off, the supply voltage VDD will also begin decreasing.

When  $V_{\rm DD}$  is lower than the turn-off threshold such as 10V, SG6902 will be totally shut down. Due to the start up resistor,  $V_{\rm DD}$  will be charged up to the turn-on threshold voltage 16V until SG6902 is enabled again. If the over loading condition still exists, the protection will take place repeatedly. This will prevent the power supply from being overheated under over loading condition.

#### **Over-temperature Protection**

SG6902 provides an OTP pin for over-temperature protection. A constant current is output from this pin. If RI is equal to  $24k\Omega$ , then the magnitude of the constant current will be 100uA. An external NTC thermistor must be connected from this pin to ground shown as Fig.9. When the OTP voltage drops below 1.2V, SG6902 will be disable. Until OTP voltage exceeds 1.4V.




Fig.9 OTP function



#### **Soft Start**

During startup of PWM stage, the SS pin will charge an external capacitor with a constant current source. The voltage on FBPWM will be clamped by SS voltage during startup. In the event of a protection condition occurring and/or PWM being disabled, the SS pin will be quickly discharged.

# **Gate Drivers**

SG6902 output stage is a fast totem-pole gate driver. The output driver is clamped by an internal 18V Zener diode in order to protect the power MOSFET.



# **PCB Layout**

Note that SG6902 has two ground pins. Good high-frequency or RF layout practices should be followed. Avoid long PCB traces and component leads. Locate decoupling capacitors near the SG6902. A resistor (5  $\sim$  20 $\Omega$ ) is recommended connecting in series from the OPFC and OPWM to the gate of the MOSFET.

Isolating the interference between the PFC and PWM stages is also important. Figure 10 shows an example of the PCB layout. The *ground trace* connected from the AGND pin of SG6902 to the decoupling capacitor, which should be low impedance and as short as possible. The *ground trace 1* provides a signal ground. It should be connected directly to the decoupling capacitor V<sub>DD</sub> and/or to the AGND pin of the SG6902. The *ground* 

trace 2 shows that the AGND pins should connect to the PFC output capacitor  $C_0$  independently. The ground trace 3 is independently tied from the PGND to the PFC output capacitor  $C_0$ . The ground in the output capacitor  $C_0$  is the major ground reference for power switching. In order to provide a good ground reference and reduce the switching noise of both the PFC and PWM stages, the ground traces 6 and 7 should be located very near and be low impedance.

The IPFC pin is connected directly to  $R_S$  through  $R_3$  to improve noise immunity (Beware that it may incorrectly be connected to the ground trace 2). The IMP and ISENSE pins should also be connected directly via the resistors  $R_2$  and  $R_P$  to another terminal of  $R_S$ . Due to the *ground trace 4 and 5* is PFC and PWM stages Current loop, which should be as short as possible.





Fig.10 Layout considerations




# **REFERENCE CIRCUIT**





# PACKAGE INFORMATION 20 PINS – PLASTIC SOP (S)




# **Dimension:**

Symbol	Millimeter			Inch			
Syllibol	Min.	Тур.	Max.	Min.	Тур.	Max.	
Α	2.362		2.642	0.093		0.104	
A1	0.101		0.305	0.004		0.012	
A2	2.260		2.337	0.089		0.092	
b		0.406			0.016		
С		0.203			0.008		
D	12.598		12.903	0.496		0.508	
Е	7.391		7.595	0.291		0.299	
е		1.270			0.050		
Н	10.007		10.643	0.394		0.419	
L	0.406		1.270	0.016		0.050	
F		0.508X45°			0.020X45°		
у			0.101			0.004	
$\theta$ °	0°		8°	0°		8°	



# **20 PINS - SSOP (R)**



# **Dimension**

Symbol	Millimeter	Millimeter			Inch			
	Min.	Тур.	Max.	Min.	Тур.	Max.		
Α	1.346		1.752	0.053	0.064	0.069		
A1	0.102		0.254	0.004	0.006	0.010		
A2			1.499			0.059		
b	0.203		0.305	0.008		0.012		
С	0.178		0.254	0.007		0.010		
D	8.560	8.661	8.738	0.337	0.341	0.344		
Е	5.791	5.994	6.198	0.228	0.236	0.244		
E1	3.810	3.912	3.988	0.150	0.154	0.157		
е		0.635 BASIC		0.025 BASIC				
L	0.406	0.635	1.270	0.016	0.025	0.050		
L1		1.041 BASIC		0.041 BASIC				
$\theta$ °	0°		8°	0°		8°		

#### **DISCLAIMERS**

#### **LIFE SUPPORT**

System General's products are not designed to be used as components in devices intended to support or sustain human life. Use of System General's products in components intended for surgical implant into the body, or other applications in which failure of the System General's products could create a situation where personal death or injury may occur, is not authorized without the express written approval of System General's Chief Executive Officer. System General will not be held liable for any damages or claims resulting from the use of its products in medical applications.

#### **MILITARY**

System General's products are not designed for use in military applications. Use of System General's products in military applications is not authorized without the express written approval of System General's Chief Executive Officer. System General will not be held liable for any damages or claims resulting from the use of its products in military applications.

#### **RIGHT TO MAKE CHANGES**

System General reserves the right to change this document and/or this product without notice. Customers are advised to consult their System General sales representative before ordering.