

# 54F/74F646 • 74F646B • 54F/74F648 Octal Transceiver/Register with TRI-STATE® Outputs

#### **General Description**

These devices consist of bus transceiver circuits with TRI-STATE, D-type flip-flops, and control circuitry arranged for multiplexed transmission of data directly from the input bus or from the internal registers. Data on the A or B bus will be clocked into the registers as the appropriate clock pin goes to a high logic level. Control  $\overline{\mathbf{G}}$  and direction pins are provided to control the transceiver function. In the transceiver mode, data present at the high impedance port may be stored in either the A or the B register or in both. The select controls can multiplex stored and real-time (transparent mode) data. The direction control determines which bus will receive data when the enable control  $\overline{\mathbf{G}}$  is Active LOW. In the isolation mode (control  $\overline{\mathbf{G}}$  HIGH), A data may be stored in the B register and/or B data may be stored in the A register.

#### **Features**


- Independent registers for A and B buses
- Multiplexed real-time and stored data
- 'F648 has inverting data paths
- F646/'F646B have non-inverting data paths
- 'F646B is a faster version of the 'F646
- TRI-STATE outputs
- 300 mil slim DIP
- Guaranteed 4000V minimum ESD protection

Commercial	Military	Package Number	Package Description
74F646SPC		N24C	24-Lead (0.300" Wide) Molded Dual-In-Line
	54F646DM (Note 2)	J24F	24-Lead (0.300" Wide) Ceramic Dual-In-Line
74F646SC (Note 1)		M24B	24-Lead (0.300" Wide) Molded Small Outline, JEDEC
74F646MSA (Note 1)		MSA24	24-Lead Molded Shrink Small Outline, EIAJ, Type II
	54F646FM (Note 2)	W24C	24-Lead Cerpack
	54F646LM (Note 2)	E28A	28-Lead Ceramic Leadless Chip Carrier, Type C
74F646BSPC		N24C	24-Lead (0.300" Wide) Molded Dual-In-Line
74F646BSC (Note 1)		M24B	24-Lead (0.300" Wide) Molded Small Outline, JEDEC
74F648SPC		N24C	24-Lead (0.300" Wide) Molded Dual-In-Line
	54F648SDM (Note 2)	J24F	24-Lead (0.300" Wide) Ceramic Dual-In-Line
74F648SC (Note 1)		M24B	24-Lead (0.300" Wide) Molded Small Outline, JEDEC
	54F648FM (Note 2)	W24C	24-Lead Cerpack
	54F648LM (Note 2)	E28A	24-Lead Ceramic Leadless Chip Carrier, Type C

Note 1: Devices also available in 13" reel. Use suffix = SCX.


Note 2: Military grade device with environmental and burn-in processing. Use suffix = DMQB, FMQB and LMQB.

#### **Logic Symbols**



TL/F/9580-7

TRI-STATE® is a registered trademark of National Semiconductor Corporation



## **Unit Loading/Fan Out**

		54F/74F					
Pin Names	Pin Names Description		Input I <sub>IH</sub> /I <sub>IL</sub> Output I <sub>OH</sub> /I <sub>OL</sub>				
A <sub>0</sub> -A <sub>7</sub>	Data Register A Inputs/	3.5/1.083	70 μΑ/ - 650 μΑ				
	TRI-STATE Outputs	600/106.6 (80)	-12 mA/64 mA (48 mA)				
B <sub>0</sub> -B <sub>7</sub>	Data Register B Inputs/	3.5/1.083	70 μΑ/ -650 μΑ				
	TRI-STATE Outputs	600/106.6 (80)	-12 mA/64 mA (48 mA)				
CPAB, CPBA	Clock Pulse Inputs	1.0/1.0	20 μA/ - 0.6 mA				
SAB, SBA	Select Inputs	1.0/1.0	$20~\mu\text{A}/-0.6~\text{mA}$				
G	Output Enable Input	1.0/1.0	$20~\mu\text{A}/-0.6~\text{mA}$				
DIR	Direction Control Input	1.0/1.0	20 μA/ -0.6 mA				

#### **Function Table**

		Ir	puts			Data	1/0*	Function
G	DIR	СРАВ	СРВА	SAB	SBA	A <sub>0</sub> -A <sub>7</sub>	B <sub>0</sub> -B <sub>7</sub>	Tulodon
H H H	X X X	H or L _/ X	H or L X	X X X	X X X	Input	Input	Isolation Clock A <sub>n</sub> Data into A Register Clock B <sub>n</sub> Data into B Register
L L L	H H H	X ————————————————————————————————————	X X X	L L H H	X X X	Input	Output	A <sub>n</sub> to B <sub>n</sub> —Real Time (Transparent Mode) Clock A <sub>n</sub> Data into A Register A Register to B <sub>n</sub> (Stored Mode) Clock A <sub>n</sub> Data into A Register and Output to B <sub>n</sub>
L L L	L L L	X X X	X ————————————————————————————————————	X X X	L L H	Output	Input	B <sub>n</sub> to A <sub>n</sub> —Real Time (Transparent Mode) Clock B <sub>n</sub> Data into B Register B Register to A <sub>n</sub> (Stored Mode) Clock B <sub>n</sub> Data into B Register and Output to A <sub>n</sub>

<sup>\*</sup>The data output functions may be enabled or disabled by various signals at the G and DIR Inputs. Data input functions are always enabled; i.e., data at the bus pins will be stored on every LOW-to-HIGH transition of the clock inputs.

H = HIGH Voltage Level
L = LOW Voltage Level
X = Irrelevant
✓ = LOW-to-HIGH Transition

# Logic Diagrams (Continued) 'F646/'F646B CBA SBA-CAB-SAB-1 OF 8 CHANNELS TO 7 OTHER CHANNELS TL/F/9580-5

Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.

# Logic Diagrams (Continued) 'F648 CBA -SBA · CAB-SAB 1 OF 8 CHANNELS TO 7 OTHER CHANNELS

TL/F/9580-6
Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.

#### **Absolute Maximum Ratings** (Note 1)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

-65°C to +150°C Storage Temperature Ambient Temperature under Bias -55°C to +125°C Junction Temperature under Bias  $-55^{\circ}$ C to  $+175^{\circ}$ C  $-55^{\circ}\text{C}$  to  $+150^{\circ}\text{C}$ Plastic

 $V_{CC}$  Pin Potential to

Ground Pin  $-0.5\mbox{V}$  to  $\,\pm\,7.0\mbox{V}$ Input Voltage (Note 2) -0.5V to +7.0VInput Current (Note 2) -30~mA to +5.0~mA

Voltage Applied to Output

in HIGH State (with V<sub>CC</sub> = 0V)

 $-0.5\mbox{V}$  to  $\mbox{V}_{\mbox{CC}}$ Standard Output TRI-STATE Output -0.5V to +5.5V

Current Applied to Output in LOW State (Max)

twice the rated  $I_{OL}$  (mA) ESD Last Passing Voltage (Min) 4000V

Note 1: Absolute maximum ratings are values beyond which the device may be damaged or have its useful life impaired. Functional operation under

these conditions is not implied.

Note 2: Either voltage limit or current limit is sufficient to protect inputs.

#### **Recommended Operating Conditions**

Free Air Ambient Temperature

Military  $-55^{\circ}$ C to  $+125^{\circ}$ C Commercial  $0^{\circ}$ C to  $+70^{\circ}$ C

Supply Voltage

Military +4.5V to +5.5VCommercial +4.5V to +5.5V

#### **DC Electrical Characteristics**

Symbol	Parame	+0=		54F/74F		Units	V	Conditions
Symbol	Parame	eter	Min	Тур	Max	Units	V <sub>CC</sub>	Conditions
V <sub>IH</sub>	Input HIGH Voltage		2.0			٧		Recognized as a HIGH Signal
V <sub>IL</sub>	Input LOW Voltage				0.8	V		Recognized as a LOW Signal
$V_{CD}$	Input Clamp Diode V	oltage			-1.2	V	Min	$I_{IN} = -18 \text{ mA (Non I/O Pins)}$
V <sub>OH</sub>	Output HIGH Voltage	54F 10% V <sub>CC</sub> 74F 10% V <sub>CC</sub>	2.0 2.0			٧	Min	$I_{OH} = -12 \text{ mA } (A_n, B_n)$ $I_{OH} = -15 \text{ mA } (A_n, B_n)$
V <sub>OL</sub>	Output LOW Voltage	54F 10% V <sub>CC</sub> 74F 10% V <sub>CC</sub>			0.55 0.55	٧	Min	$I_{OL} = 48 \text{ mA } (A_n, B_n)$ $I_{OL} = 64 \text{ mA } (A_n, B_n)$
l <sub>IH</sub>	Input HIGH Current	54F 74F			20.0 5.0	μΑ	Max	V <sub>IN</sub> = 2.7V (Non I/O Pins)
I <sub>BVI</sub>	Input HIGH Current Breakdown Test	54F 74F			100 7.0	μΑ	Max	V <sub>IN</sub> = 7.0V (Non I/O Pins)
I <sub>BVIT</sub>	Input HIGH Current Breakdown (I/O)	54F 74F			1.0 0.5	mA	Max	$V_{IN} = 5.5V (A_n, B_n)$
I <sub>CEX</sub>	Output HIGH Leakage Current	54F 74F			250 50	μΑ	Max	$V_{OUT} = V_{CC}$
V <sub>ID</sub>	Input Leakage Test	74F	4.75			٧	0.0	$I_{\text{ID}} = 1.9  \mu\text{A}$ All Other Pins Grounded
l <sub>OD</sub>	Output Leakage Circuit Current	74F			3.75	μΑ	0.0	V <sub>IOD</sub> = 150 mV All Other Pins Grounded
I <sub>IL</sub>	Input LOW Current				-0.6	mA	Max	V <sub>IN</sub> = 0.5V (Non I/O Pins)
I <sub>IH</sub> + I <sub>OZH</sub>	Output Leakage Curr	ent			70	μΑ	Max	$V_{OUT} = 2.7V (A_n, B_n)$
I <sub>IL</sub> + I <sub>OZL</sub>	Output Leakage Curr	ent			-650	μΑ	Max	$V_{OUT} = 0.5V (A_n, B_n)$
los	Output Short-Circuit	Current	-100		-225	mA	Max	$V_{OUT} = 0V$
I <sub>ZZ</sub>	Bus Drainage Test				500	μΑ	0.0V	V <sub>OUT</sub> = 5.25V
I <sub>CCH</sub>	Power Supply Curren	it			135	mA	Max	V <sub>O</sub> = HIGH
ICCL	Power Supply Curren	ıt			150	mA	Max	$V_O = LOW$
Iccz	Power Supply Curren	it			150	mA	Max	V <sub>O</sub> = HIGH Z

'F646/'F648

## **AC Electrical Characteristics**

		7	4F	5-	4F	7	4F	
Symbol	Parameter	V <sub>CC</sub> =	+ 25°C + 5.0V 50 pF		C = Mil 50 pF	T <sub>A</sub> , V <sub>CC</sub> = Com C <sub>L</sub> = 50 pF		Units
		Min	Max	Min	Max	Min	Max	
f <sub>max</sub>	Maximum Clock Frequency	90		75		90		MHz
t <sub>PLH</sub>	Propagation Delay	2.0	7.0	2.0	8.5	2.0	8.0	ns
t <sub>PHL</sub>	Clock to Bus	2.0	8.0	2.0	9.5	2.0	9.0	
t <sub>PLH</sub>	Propagation Delay	1.0	7.0	1.0	8.0	1.0	7.5	ns
t <sub>PHL</sub>	Bus to Bus ('F646)	1.0	6.5	1.0	8.0	1.0	7.0	
t <sub>PLH</sub>	Propagation Delay	2.0	8.5	1.0	10.0	2.0	9.0	ns
t <sub>PHL</sub>	Bus to Bus ('F648)	1.0	7.5	1.0	9.0	1.0	8.0	
t <sub>PLH</sub>	Propagation Delay	2.0	8.5	2.0	11.0	2.0	9.5	ns
t <sub>PHL</sub>	SBA or SAB to A or B	2.0	8.0	2.0	10.0	2.0	9.0	
t <sub>PZH</sub>	Enable Time OE to A or B	2.0 2.0	8.5 12.0	2.0 2.0	10.0 13.5	2.0 2.0	9.0 12.5	ns
t <sub>PHZ</sub>	Disable Time	1.0	7.5	1.0	9.0	1.0	8.5	ns
t <sub>PLZ</sub>	OE to A or B	2.0	9.0	2.0	11.0	2.0	9.5	
t <sub>PZH</sub>	Enable Time DIR to A or B	2.0 2.0	14.0 13.0	2.0 2.0	16.0 15.0	2.0 2.0	15.0 14.0	ns
t <sub>PHZ</sub>	Disable Time	1.0	9.0	1.0	10.0	1.0	9.5	ns
t <sub>PLZ</sub>	DIR to A or B	2.0	11.0	2.0	12.0	2.0	11.5	

# 'F646/'F648

# **AC Operating Requirements**

		7	4F	54	F	7	Units	
Symbol	Parameter		+ 25°C + 5.0V	T <sub>A</sub> , V <sub>CC</sub>	; = Mil	T <sub>A</sub> , V <sub>CC</sub> = Com		
		Min	Max	Min	Max	Min	Max	
t <sub>s</sub> (H)	Setup Time, HIGH or LOW Bus to Clock	5.0 5.0		5.0 5.0		5.0 5.0		ns
t <sub>h</sub> (H)	Hold Time, HIGH or LOW Bus to Clock	2.0 2.0		2.5 2.5		2.0 2.0		ns
t <sub>w</sub> (H)	Clock Pulse Width HIGH or LOW	5.0 5.0		5.0 5.0		5.0 5.0		ns

#### 'F646B

#### **AC Electrical Characteristics**

		7	4F	5	4F	7	4F	
Symbol	Parameter	v <sub>cc</sub> =	+ 25°C + 5.0V 50 pF		<sub>C</sub> = Mil 50 pF	T <sub>A</sub> , V <sub>CC</sub> C <sub>L</sub> =	Units	
		Min	Max	Min	Max	Min	Max	
f <sub>max</sub>	Maximum Clock Frequency	165				150		MHz
t <sub>PLH</sub>	Propagation Delay Clock to Bus	2.5 3.0	7.0 7.5			2.5 3.0	8.0 8.0	ns
t <sub>PLH</sub>	Propagation Delay Bus to Bus	2.0 2.0	6.0 6.0			2.0 2.0	7.0 7.0	ns
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation Delay SBA or SAB to A or B	2.5 2.5	7.5 7.5			2.5 2.5	8.5 8.5	ns
t <sub>PZH</sub> t <sub>PZL</sub>	Enable Time OE to A or B	2.5 2.5	6.5 9.0			2.5 2.5	8.0 10.0	ns
t <sub>PHZ</sub>	Disable Time OE to A or B	1.5 2.0	6.5 7.0			1.5 2.0	7.5 8.5	ns
t <sub>PZH</sub>	Enable Time DIR to A or B	2.0 3.0	7.0 9.5			2.0 3.0	8.5 10.0	ns
t <sub>PHZ</sub>	Disable Time DIR to A or B	1.5 2.5	7.5 8.5			1.5 2.5	8.5 9.5	ns


#### 'F646B

#### **AC Operating Requirements**


		7	4F	54	F	7	4F	
Symbol	Parameter		+ 25°C + 5.0V	T <sub>A</sub> , V <sub>CC</sub>	; = Mil	T <sub>A</sub> , V <sub>CC</sub> = Com		Units
		Min	Max	Min	Max	Min	Max	
t <sub>s</sub> (H) t <sub>s</sub> (L)	Setup Time, HIGH or LOW Bus to Clock	5.0 5.0				4.0 4.0		ns
t <sub>h</sub> (H) t <sub>h</sub> (L)	Hold Time, HIGH or LOW Bus to Clock	1.5 1.5				1.5 1.5		ns
t <sub>w</sub> (H)	Clock Pulse Width HIGH or LOW	5.0 5.0				5.0 5.0		ns

#### **Ordering Information**


The device number is used to form part of a simplified purchasing code where the package type and temperature range are defined as follows:








28-Lead Ceramic Leadless Chip Carrier, Type C NS Package Number E28A




24-Lead (0.300" Wide) Ceramic Dual-In-Line Package (SD) NS Package Number J24F







0.30 ± 0.10 TYP →

→ 0.12 W C A S B S






#### 24-Lead Molded Shrink Small Outline Package, EIAJ, Type II NS Package Number MSA24



24-Lead (0.300" Wide) Molded Dual-In-Line Package (SP) NS Package Number N24C

#### Physical Dimensions inches (millimeters) (Continued)



24-Lead Cerpack NS Package Number W24C

#### LIFE SUPPORT POLICY

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein:

- 1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and whose failure to perform, when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- 2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.



National Semiconductor

National Semiconductor Corporation 2900 Semiconductor Drive P.O. Box 58090 Santa Clara, CA 95052-8090 Tel: 1(800) 272-9959 TWX: (910) 339-9240

National Semiconductor GmbH Livry-Gargan-Str. 10 D-82256 Fürstenfeldbruck

Germany Tel: (81-41) 35-0 Telex: 527649 Fax: (81-41) 35-1 National Semiconductor Japan Ltd. Sumitomo Chemical Engineering Center Bldg. 7F 1-7-1, Nakase, Mihama-Ku Chiba-City, Ciba Prefecture 261

National Semiconductor Hong Kong Ltd. 13th Floor, Straight Block, Ocean Centre, 5 Canton Rd. Tsimshatsui, Kowloon Hong Kong Tel: (852) 2737-1600 Fax: (852) 2736-9960

National Semiconductores Do Brazil Ltda. Rue Deputado Lacorda Franco 120-3A Sao Paulo-SP Brazil 05418-000 Tel: (55-11) 212-5066 Telex: 391-1131931 NSBR BR Fax: (55-11) 212-1181

National Semiconductor (Australia) Pty, Ltd. Building 16 Business Park Drive Monash Business Park Drive Monash Business Park Nottinghill, Melbourne Victoria 3168 Australia Tel: (3) 558-9999 Fax: (3) 558-9998



# 54F646 Octal Bus Transceiver and Register with TRI-STATE Outputs

## **Contents**

- General Description
- Features
- Datasheet
- Package Availability, Models, Samples & Pricing

# **General Description**

These devices consist of bus transceiver circuits with TRI-STATE, D-type flip-flops, and control circuitry arranged for multiplexed transmission of data directly from the input bus or from the internal registers. Data on the A or B bus will be clocked into the registers as the appropriate clock pin goes to a high logic level. Control G# and direction pins are provided to control the transceiver function. In the transceiver mode, data present at the high impedance port may be stored in either the A or the B register or in both. The select controls can multiplex stored and real-time (transparent mode) data. The direction control determines which bus will receive data when the enable control G# is Active LOW. In the isolation mode (control G# HIGH), A data may be stored in the B register and/or B data may be stored in the A register.

## **Features**

- Independent registers for A and B buses
- Multiplexed real-time and stored data
- 'F648 has inverting data paths
- 'F646/'F646B have non-inverting data paths
- 'F646B is a faster version of the 'F646
- TRI-STATE outputs
- 300 mil slim DIP
- Guaranteed 4000V minimum ESD protection

# **Datasheet**

Title	Size (in Kbytes)	Date	View Online	X   Download	Receive via Email
54F646/54F648 Octal Transceiver/Register with TRI-STATE(RM) Outputs	202 Kbytes	9-Dec-97	View Online	Download	Receive via Email

Please use <u>Adobe Acrobat</u> to view PDF file(s). If you have trouble printing, see <u>Printing Problems</u>.

# Package Availability, Models, Samples & Pricing

Don't Number	Package		Status	Models		Samples &	Budgetai	y Pricing	L - I	Package	
Part Number	Type	# pins	Status	SPICE	IBIS	Electronic Orders	Quantity	\$US each	Pack Size	Marking	
5962-89754013A	LCC	28	Full production	N/A	N/A	· ×	50+	\$17.7000	tray of 25	[logo]¢Z¢S¢4¢A 54F646 LMQB /Q¢M\$E 5962- 89754013A	
5962-8975401LA	Cerdip	24	Full production	N/A	N/A		50+	\$13.0000	tube of 15	[logo]¢Z¢S¢4¢A\$E 54F646SDMQB/Q¢M 5962-8975401LA	

5962-8975401KA	Cerpack	24	Full production	N/A	N/A		50+	\$16.0000	tube of 19	[logo]¢Z¢S¢4¢A\$E 54F646FMQB Q¢M 5962- 8975401KA
----------------	---------	----	-----------------	-----	-----	--	-----	-----------	------------------	---

[Information as of 1-Sep-2000]

Quick Search	<u>Parametric</u>	<b>System</b>	<b>Product</b>	Home
	Search	Diagrams	Tree	nome

About Languages . About the Site . About "Cookies"

National is QS 9000 Certified . Privacy/Security

Copyright © National Semiconductor Corporation

Preferences . Feedback



54F648 Octal Bus Transceiver and Register with TRI-STATE Outputs

## **Contents**

- General Description
- Features
- Datasheet
- Package Availability, Models, Samples & Pricing

# **General Description**

These devices consist of bus transceiver circuits with TRI-STATE, D-type flip-flops, and control circuitry arranged for multiplexed transmission of data directly from the input bus or from the internal registers. Data on the A or B bus will be clocked into the registers as the appropriate clock pin goes to a high logic level. Control G# and direction pins are provided to control the transceiver function. In the transceiver mode, data present at the high impedance port may be stored in either the A or the B register or in both. The select controls can multiplex stored and real-time (transparent mode) data. The direction control determines which bus will receive data when the enable control G# is Active LOW. In the isolation mode (control G# HIGH), A data may be stored in the B register and/or B data may be stored in the A register.

## **Features**

- Independent registers for A and B buses
- Multiplexed real-time and stored data
- 'F648 has inverting data paths
- 'F646/'F646B have non-inverting data paths
- 'F646B is a faster version of the 'F646
- TRI-STATE outputs
- 300 mil slim DIP
- Guaranteed 4000V minimum ESD protection

## **Datasheet**

Title	Size (in Kbytes)	Date	View Online	<b>Nownload</b>	Receive via Email
54F646/54F648 Octal Transceiver/Register with TRI-STATE(RM) Outputs	202 Kbytes	9-Dec-97	View Online	Download	Receive via Email

Please use <u>Adobe Acrobat</u> to view PDF file(s). If you have trouble printing, see <u>Printing Problems</u>.

# Package Availability, Models, Samples & Pricing

Packag Part Number		kage	Status	Models		Samples Budgetar		-	Std Pack	Package
rart Number	Type	# pins	Status	SPICE	IBIS	Electronic Orders	Quantity	\$US each		Marking
5962-8975402LA	Cerdip	24	Full production	N/A	N/A	. X	50+	\$12.9000	tube of 15	[logo]¢Z¢S¢4¢A\$E 54F648SDMQB/Q¢M 5962-8975402LA

Home

[Information as of 1-Sep-2000]

Quick SearchParametric<br/>SearchSystem<br/>DiagramsProduct<br/>Tree

About Languages . About the Site . About "Cookies"
National is QS 9000 Certified . Privacy/Security
Copyright © National Semiconductor Corporation
Preferences . Feedback